Datasheet

t
d
t
V
DD
V
(NOM)
V
IT
1.1 V
MR
1
0
1
0
t
t
Undefined Behavior of
RESET Output For V
DD
< 1.1 V
RESET
t
d
t
d
TPS3800-xx
TPS3801-xx
TPS3802-xx
SLVS219E –AUGUST 1999–REVISED OCTOBER 2010 www.ti.com
TIMING REQUIREMENTS
at R
L
= 1 MΩ, C
L
= 50 pF, T
A
= +25°C
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
at SENSE V
DD
= 1.6 V, V
IH
= 1.1 × V
IT–
, V
IL
= 0.9 × V
IT–
1
ms
t
w
Pulse width at V
DD
V
DD
= V
IT–
+ 0.2 V, V
DD
= V
IT–
–0.2 V 3
at MR V
DD
≥ V
IT–
+ 0.2 V, V
IL
= 0.3 × V
DD
, V
IH
= 0.7 × V
DD
100 ns
SWITCHING CHARACTERISTICS
at R
L
= 1 MΩ, C
L
= 50 pF, T
A
= +25°C
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
TPS3801T50 15 25 35
V
DD
≥ V
IT–
+ 0.2 V,
TPS3800 60 95 140
t
d
RESET recovery delay time MR ≥ 0.7 × V
DD
ms
TPS3801 120 200 280
See timing diagram
TPS3802 240 380 560
V
DD
≥ V
IT–
+ 0.2 V,
MR to RESET delay V
IL
= 0.3 × V
DD
, 15 ns
Propagation (delay) time, high-to-low-level
V
IH
= 0.7 × V
DD
t
PHL
output
V
DD
to RESET delay
V
IL
= V
IT–
– 0.2 V,
1 ms
V
IH
= V
IT–
+ 0.2 V
SENSE to RESET
TIMING DIAGRAM
NOTE: RESET should not be forced high during the power-up sequence (until V
DD
> 1.1 V).
4 Submit Documentation Feedback Copyright © 1999–2010, Texas Instruments Incorporated
Product Folder Link(s): TPS3800-xx TPS3801-xx TPS3802-xx