Datasheet
TPS3700
www.ti.com
SBVS187C –FEBRUARY 2012–REVISED MAY 2013
ELECTRICAL CHARACTERISTICS
Over the operating temperature range of T
J
= –40°C to +125°C, and 1.8 V < V
DD
< 18 V, unless otherwise noted.
Typical values are at T
J
= +25°C and V
DD
= 5 V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
DD
Supply voltage range 1.8 18 V
V
(POR)
Power-on reset voltage
(1)
V
OL
(max) = 0.2 V, I
(OUT)
= 15 µA 0.8 V
V
DD
= 1.8 V 396 400 404 mV
V
ITP
Positive-going input threshold voltage
V
DD
= 18 V 396 400 404 mV
V
DD
= 1.8 V 387 394.5 400 mV
V
ITN
Negative-going input threshold voltage
V
DD
= 18 V 387 394.5 400 mV
V
HYS
Hysteresis voltage (HYS = V
ITP
– V
ITN
) 5.5 12 mV
V
DD
= 1.8 V and 18 V, V
IN
= 6.5 V –25 1 25 nA
I
IN
Input current (at IN pin)
V
DD
= 1.8 V and 18 V, V
IN
= 0.1 V –15 1 15 nA
V
DD
= 1.3 V, I
OUT
= 0.4 mA 250 mV
V
OL
Low-level output voltage V
DD
= 1.8 V, I
OUT
= 3 mA 250 mV
V
DD
= 5 V, I
OUT
= 5 mA 250 mV
V
DD
= 1.8 V and 18 V, V
OUT
= V
DD
300 nA
I
lkg(OD)
Open-drain output leakage current
V
DD
= 1.8 V, V
OUT
= 18 V 300 nA
V
DD
= 5 V, 10-mV input overdrive,
t
pd(HL)
High-to-low propagation delay
(2)
18 µs
R
L
= 10 kΩ, V
OH
= 0.9 × V
DD
, V
OL
= 400 mV
V
DD
= 5 V, 10-mV input overdrive,
t
pd(LH)
Low-to-high propagation delay
(2)
29 µs
R
L
= 10 kΩ, V
OH
= 0.9 × V
DD
, V
OL
= 400 mV
V
DD
= 5 V, 10-mV input overdrive,
t
R
Output rise time 2.2 µs
R
L
= 10 kΩ, V
O
= (0.1 to 0.9) × V
DD
V
DD
= 5 V, 10-mV input overdrive,
t
F
Output fall time 0.22 µs
R
L
= 10 kΩ, V
O
= (0.1 to 0.9) × V
DD
V
DD
= 1.8 V, no load 5.5 11 µA
V
DD
= 5 V 6 13 µA
I
DD
Supply current
V
DD
= 12 V 6 13 µA
V
DD
= 18 V 7 13 µA
Startup delay
(3)
150 µs
UVLO Undervoltage lockout
(4)
V
DD
falling 1.3 1.7 V
(1) The lowest supply voltage (V
DD
) at which output is active; t
r(VDD)
> 15 µs/V. Below V
(POR)
, the output cannot be determined.
(2) High-to-low and low-to-high refers to the transition at the input pins (INA+ and INB–).
(3) During power on, V
DD
must exceed 1.8 V for at least 150 µs before the output is in a correct state.
(4) When V
DD
falls below UVLO, OUTA is driven low and OUTB goes to high impedance. The outputs cannot be determined below V
(POR)
.
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: TPS3700