Datasheet

INA+
GND
INB-
VDD
OUTA
OUTB
Reference
1
2
3
6
5
4
OUTA
GND
INA+
OUTB
VDD
INB-
1
2
3
6
5
4
OUTB
VDD
INB-
OUTA
GND
INA+
TPS3700
www.ti.com SBVS187C –FEBRUARY 2012–REVISED MAY 2013
PIN CONFIGURATIONS
DDC PACKAGE
DSE PACKAGE
ThinSOT23-6
SON-6
(TOP VIEW)
(TOP VIEW)
PIN ASSIGNMENTS
PIN NO. DESCRIPTION
PIN NAME DDC DSE
GND 2 5 Ground
This pin is connected to the voltage to be monitored with the use of an external resistor divider.
INA+ 3 4 When the voltage at this terminal drops below the threshold voltage (V
ITP
– V
HYS
), OUTA is
driven low.
This pin is connected to the voltage to be monitored with the use of an external resistor divider.
INB– 4 3
When the voltage at this terminal exceeds the threshold voltage (V
ITP
), OUTB is driven low.
INA+ comparator open-drain output. OUTA is driven low when the voltage at this comparator is
OUTA 1 6 below (V
ITP
– V
HYS
). The output goes high when the sense voltage returns above the respective
threshold (V
ITP
).
INB– comparator open-drain output. OUTB is driven low when the voltage at this comparator
OUTB 6 1 exceeds V
ITP
. The output goes high when the sense voltage returns below the respective
threshold (V
ITP
– V
HYS
).
Supply voltage input. Connect a 1.8-V to 18-V supply to VDD to power the device. It is good
VDD 5 2
analog design practice to place a 0.1-µF ceramic capacitor close to this pin.
BLOCK DIAGRAM
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: TPS3700