Datasheet

www.ti.com
Function/Truth Tables
TPS3307-18 , TPS3307-25 , TPS3307-33
SLVS199C – DECEMBER 1998 – REVISED DECEMBER 2006
During power-on, RESET is asserted when the supply voltage V
DD
becomes higher than 1.1V. Thereafter, the
supply voltage supervisor monitors the SENSE n inputs and keeps RESET active as long as SENSE n remain
below the threshold voltage V
IT+
.
An internal timer delays the return of the RESET output to the inactive state (high) to ensure proper system
reset. The delay time, t
d (typ)
= 200ms, starts after all SENSE n inputs have risen above the threshold voltage V
IT+
.
When the voltage at any SENSE input drops below the threshold voltage V
IT–
, the RESET output becomes
active (low) again.
The TPS3307-xx family of devices incorporates a manual reset input, MR. A low level at MR causes RESET to
become active. In addition to the active-low RESET output, the TPS3307-xx family includes an active-high
RESET output.
The devices are available in either 8-pin MSOP or standard 8-pin SO packages.
The TPS3307-xx devices are characterized for operation over a temperature range of –40 ° C to +85 ° C.
SUPPLY VOLTAGE MONITORING
NOMINAL SUPERVISED VOLTAGE THRESHOLD VOLTAGE (TYP)
DEVICE
SENSE1 SENSE2 SENSE3 SENSE1 SENSE2 SENSE3
TPS3307-18 3.3V 1.8V User defined 2.93V 1.68V 1.25V
(1)
TPS3307-25 3.3V 2.5V User defined 2.93V 2.25V 1.25V
(1)
TPS3307-33 5V 3.3V User defined 4.55V 2.93V 1.25V
(1)
(1) The actual sense voltage has to be adjusted by an external resistor divider according to the application requirements.
AVAILABLE OPTIONS
(1)
PACKAGED DEVICES
MARKING CHIP FORM
PowerPAD™
T
A
SMALL OUTLINE
DGN PACKAGE (Y)
µ -SMALL OUTLINE
(D)
(DGN)
TPS3307-18D TPS3307-18DGN TIAAP TPS3307-18Y
–40 ° C to +85 ° C TPS3307-25D TPS3307-25DGN TIAAQ TPS3307-25Y
TPS3307-33D TPS3307-33DGN TIAAR TPS3307-33Y
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com .
MR SENSE1 > V
IT1
SENSE2 > V
IT2
SENSE3 > V
IT3
RESET RESET
L X
(1)
X
(1)
X L H
H 0 0 0 L H
H 0 0 1 L H
H 0 1 0 L H
H 0 1 1 L H
H 1 0 0 L H
H 1 0 1 L H
H 1 1 0 L H
H 1 1 1 H L
(1) X = Don't care
2
Submit Documentation Feedback