Datasheet

1
2
3
4
5
6
2.9mm x 1.6mm TSOT-23 (DDC)
(TOP VIEW)
R2
VOUT
VOUT
R1/C1
ON/OFF
VIN
TPS27081ADDC
TPS27081A
SLVSBE9D –APRIL 2012–REVISED APRIL 2013 www.ti.com
DEVICE INFORMATION
TPS27081A PIN DESCRIPTION
PIN
DESCRIPTION
NAME NUMBER
R2 1 Source Terminal of NMOS (Q2) - Connect to system GND directly or through a slew rate control resistor
VOUT 2, 3 Drain Terminal of Power PFET (Q1) - Connect a slew control capacitor between pins VOUT and R1/C1
VIN 4 Source Terminal of Power PFET (Q1) - connect a pull-up resistor between the pins VIN/R1 and R1/C1
ON/OFF 5 Active high enable pin – when driven with a high impedance driver connect an external pull down resistor to GND
R1/C1 6 Gate Terminal of Power PFET (Q1)
4 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: TPS27081A