Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsDev KitsPCB design board

Channel A

load

capacitors

ChannelB

load

capacitors

Channel A

Retry

Circuit

ChannelB

Retry

Circuit

Channel A

Pass

Mosfet

Channel A

OR-ing

Mosfet

ChannelB

Pass

Mosfet

ChannelB

OR-ing

Mosfet

TPS2456

ChannelB

Output

Channel A

Output

User's Guide

SLVU368–March 2010

TPS2456EVM

The TPS2456EVM is an evaluation module used to evaluate the TPS2456 Dual 12V Protection/Blocking

Controller. The TPS2456 provides hot swap capability and diode Or functions via external Mosfets. The

board is configured with the following nominal specifications.

Fast Trip Current Limit: 20A each channel

Current Limit: 8.36A each channel or 16.72A total

Length of Fault Timer: 2.97ms

Time between retries 800ms

Selectable On-Board Output Capacitance 220µF, 440µF, 660µF or 880µF

Selectable On-Board Bleed Resistance 1kΩ

1 EVM Layout

The overall layout of the TPS2456EVM is shown in Figure 1. Channel A is the upper portion of the board

and Channel B is the midsection. The lower portion of the board contains the optional automatic retry on

fault circuitry.

Figure 1. TPS2456 General Layout

SLVU368–March 2010 TPS2456EVM

Submit Documentation Feedback

Summary of content (14 pages)

PAGE 1
User's Guide SLVU368 – March 2010 TPS2456EVM The TPS2456EVM is an evaluation module used to evaluate the TPS2456 Dual 12V Protection/Blocking Controller. The TPS2456 provides hot swap capability and diode Or functions via external Mosfets. The board is configured with the following nominal specifications. Fast Trip Current Limit: Current Limit: Length of Fault Timer: Time between retries Selectable On-Board Output Capacitance Selectable On-Board Bleed Resistance 1 20A each channel 8.
PAGE 2
Connector and Jumper Description 2 www.ti.com Connector and Jumper Description J1 J2 J3 Channel A positive input supply voltage Channel A hot swap positive output voltage Shorting this jumper connects a 1kΩ resistor across the output of Channel A. This is useful to discharge any output capacitance on Channel A. J4–J7 Channel A Load Capacitors. Shorting each of these jumpers will add 220µF of capacitance across the output of the board.
PAGE 3
www.ti.com Setup 3 Setup 3.1 Basic Setup Figure 1 shows the basic setup for performance bench testing using resistive loads on channel A. Channel B can be configured the same way as well if dual channel testing is desired. In this set-up, the on board capacitors (C4–C7) can be used to supply a capacitive load to check the output voltage ramp. A load can be connected to the output of the TPS2456EVM as shown.
PAGE 4
Setup 3.2 www.ti.com Alternate Configurations +V POWER +12V SUPPLY 1 GND GND GND GND POWER SUPPLY 2 LOAD 1 LOAD 2 +V +12V Figure 2. Dual Channel Jumper Configurations: J20 and J22 Jump to enable the retry on fault option for each respective channel. Leave open to latch channel off on fault. J24 and J25: leave open to enable the OR-ing transistors. The OR-ing transistors are not required for this application, but are installed on the board; and therefore, must be enabled.
PAGE 5
Setup www.ti.com +12V POWER +12V SUPPLY 1 GND +V LOAD 1 GND GND GND GND POWER SUPPLY 2 +12V +12V Figure 4. Redundant Power Supply Jumper Configurations: J20 and J22 Jump to enable the retry on fault option for each respective channel. Leave open to latch channel off on fault. J24 and J25: leave open to enable the OR-ing transistors. The OR-ing transistors must be used in this configuration to prevent cross current conduction between input power sources. J10 jump pin 1 to pin 2 (Each).
PAGE 6
Schematic, PCB Layout and Bill of Materials www.ti.com Schematic, PCB Layout and Bill of Materials 4.1 Schematic 1 1 + 1 + 1 1 1 1 1 1 + + + + + + + + 4 Figure 5.
PAGE 7
Schematic, PCB Layout and Bill of Materials www.ti.com Figure 6.
PAGE 8
Schematic, PCB Layout and Bill of Materials 4.2 www.ti.com PCB Layout Figure 7. TPS2456 Top Layer Assembly Figure 8.
PAGE 9
www.ti.com Schematic, PCB Layout and Bill of Materials Figure 9. TPS2456 Layer 2 Routing Figure 10.
PAGE 10
Schematic, PCB Layout and Bill of Materials www.ti.com Figure 11. TPS2456 Layer 4 Routing Figure 12.
PAGE 11
www.ti.com Schematic, PCB Layout and Bill of Materials Figure 13.
PAGE 12
Schematic, PCB Layout and Bill of Materials 4.3 www.ti.com Bill of Materials Table 1. TPS2456 BOM COUNT RefDes Value Description Size Part Number Mfr 2 C1, C18 1 uF Capacitor, Ceramic, 25V, X7R, 20% 0805 Std. Std. 2 C2, C19 47 uF Capacitor, Aluminum, SM, 25V, ±20% Case D EEE-FK1E470P Panasonic 2 C22, C24 1uF Capacitor, Ceramic, 16V, X5R, 10% 0603 Std. muRata 2 C23, C25 22uF Capacitor, Ceramic, 16V, X5R, 10% 1206 Std.
PAGE 13
Evaluation Board/Kit Important Notice Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards.
PAGE 14
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.