Datasheet

www.ti.com
TPS23841
SLUS745A – NOVEMBER 2006 – REVISED MAY 2007
Table 3. Common Read, Register Select = 0000
BIT FUNCTION STATE PRESET
STATE
Port 4 general 0 = no fault
D7 0
Fault status 1 = port fault
(1) (2)
Port 3 general 0 = no fault
D6 0
Fault status 1 = port fault
(1) (2)
Port 2 general 0 = no fault
D5 0
Fault status 1 = port fault
(1) (2)
Port 1 general 0 = no fault
D4 0
Fault status 1 = port fault
(1) (2)
D3 00 = rev –
01 = rev 1
Chip rev 00
10 = rev 2
D2
11 = rev 3
D1 00 = TPS23841
01= future use
Chip ID 00
10 = TPS2384
D0
11 = reserved
(1) PMM faults cleared by Disable function.
(2) AM faults cleared by TED timer.
Table 4. Common Write, Register Select = 1111 (Test Register)
(1)
BIT FUNCTION STATE PRESET
STATE
D7 Unused 0 0
D6 Thermal shutdown test 0 = normal operation 0
1 = force TSD condition (all ports off)
D5 POR disable 0 = normal POR timing 0
1 = force POR to a non-reset state
D4 Discovery timers 0 = normal (4-ms Discovery 1 and Discovery 2) 0
1 = timers disable
D3 Discovery 1 and 2 0 = normal operation 0
1 = all 4-port Discovery 1 and Discovery 2 – halt
D2 DC Disconnect timer 0 = DC Disconnect timer between 300 ms to 400 ms for loads less than 5 mA (IEEE 0
standard)
1 = DC Disconnect timer 0 ms for loads less than 5 mA
D1 TED timer 0 = normal operation 0
1 = 750-ms TED timer disable
D0 Unused 0 0
(1) Test mode select; not intended for end--application use.
32
Submit Documentation Feedback