Datasheet
TPS23757
SLVS948D –JULY 2009–REVISED NOVEMBER 2013
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
PRODUCT INFORMATION
(1)
POE UVLO CONVERTER UVLO PoE Current
DUTY
STATUS ON / HYST. ON / HYST. Limit PACKAGE MARKING
CYCLE
(V) (V) (mA)
TPS23757PW Preview 0–78% 35/4.5 9 / 3.5 465 TSSOP-20 TPS23757
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
ABSOLUTE MAXIMUM RATINGS
(1) (2)
Voltage with respect to V
SS
unless otherwise noted.
MIN MAX UNIT
ARTN
(2)
, COM
(2)
, DEN, PPD, RTN
(3)
,
–0.3 100 V
V
DD
, V
DD1
CLS
(4)
-0.3 6.5 V
[APD, BLNK
(4)
, CTL, DT
(4)
, FRS
(4)
,
–0.3 6.5 V
VB
(4)
] to [ARTN, COM]
Input voltage
CS to [ARTN,COM] –0.3 V
B
V
[ARTN, COM] to RTN –2 2 V
V
C
, APb, to [ARTN, COM] –0.3 19 V
GATE
(4)
, GAT2
(4)
to [ARTN, COM] –0.3 V
C
+0.3 V
Sinking current RTN Internally limited mA
Sourcing current V
B
Internally limited mA
Average Sourcing or sinking current GATE, GAT2 25 mArms
Human Body Model (HBM) 2 kV
Electrostatic Discharge Charge Device Model (CDM) 500 V
System level (contact/air) at RJ-45
(5)
8 / 15 kV
Operating junction temperature range T
J
–40 Internally limited °C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) ARTN and COM typically tied to RTN.
(3) I
RTN
= 0 for V
RTN
> 80V.
(4) Do not apply voltage to these pins
(5) ESD per EN61000-4-2. A power supply containing the TPS23757 was subjected to the highest test levels in the standard. See the ESD
section.
2 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated