Datasheet

1
3
2
4
5
6
7
8
9
10
11
12
36
34
35
33
32
31
30
29
28
27
26
25
13 14 15 16 17 18 19 20 21 22 23 24
48 47 46 45 44 43 42 41 40 39 38 37
FILTERA
AUXINA
AUXINB
GND
FILTERB
Slot A Slot B
Control
G12A
FAULTA
GPIA1
SH12A
PGOODA
GPIA2
SL12A
FORCEONA
OUT12A
SH33A
SH33B
OUT12B
FORCEONB
SL12B
GPIB12
PGOODB
SH12B
G12B
FAULTB
SL33B
G33B
VAUXB
OUT33B
FILTERA/B
AUXHIA
AUXHIB
GND
OUT33A
VAUXA
G33A
SL33A
SDA
SCL
GND
AUXENA
ONA ONB
AUXENB
A0
A1
A2
GPIB1
INT
TPS2363
SLUS680B –JANUARY 2006–REVISED JANUARY 2010 www.ti.com
General Purpose Input Pins
The general purpose input (GPI) pins can be connected to any 3.3-V digital signal for read-back to the system
controller. These inputs are switch de-bounced for direct connection to a VAUXA/B control (switch), attention or
manually-operated retention latch. Each GPI pin has an internal 100-kΩ pull down.
Poweroff
The PWROFFA/B bits are available through the SMBus function register. PWROFF is a logic 1 when the slot
main power and VAUX are less than the low comparitor threshold (100 mV typ). It can be used to determine that
the slot is off and it is safe to remove or install a module in the slot.
Pin out for the PFB 48 pin package with the SMBus
Figure 11. PFB 48-Pin Package
26 Submit Documentation Feedback Copyright © 2006–2010, Texas Instruments Incorporated
Product Folder Link(s): TPS2363