Datasheet

PREREG
UVLO and
Power Up
IN ISET ISENSE GATE
Clamp
Charge
Pump
75 µA
Pulldown FET
Circuit Breaker
dv/dt Rate
Protection
Deglitcher
DISCH
Logic
VSENSE
PWRGD
FAULT
TIMER
Circuit
Breaker
VREG
Deglitcher
AGND
DGND
ENABLE
50 µA
TPS2330
TPS2331
SLVS277G –MARCH 2000–REVISED JULY 2013 www.ti.com
FUNCTIONAL BLOCK DIAGRAM
Table 2. Terminal Functions
TERMINAL
I/O DESCRIPTION
NAME NO.
AGND 6, 9 I Analog ground, connects to DGND as close as possible
DGND 2 I Digital ground
DISCH 14 O Discharge transistor
ENABLE/ENABLE 13 I Active-low (TPS2330) or active-high enable (TPS2331)
FAULT 11 O Overcurrent fault, open-drain output
GATE 1 O Connects to gate of high-side MOSFET
IN 8 I Input voltage
ISENSE 7 I Current-sense input
ISET 10 I Adjusts circuit-breaker threshold with resistor connected to IN
PWRGD 12 O Open-drain output, asserted low when VSENSE voltage is less than reference.
TIMER 3 O Adjusts circuit-breaker deglitch time
VREG 4 O Connects to bypass capacitor, for stable operation
VSENSE 5 I Power-good sense input
2 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2330 TPS2331