Datasheet

PREREG
UVLO and
Power Up
IN1 ISET1 ISENSE1 GATE1
Clamp
Charge
Pump
75 µA
Pulldown FET
Circuit Breaker
dv/dt Rate
Protection
Deglitcher
DISCH1
Logic
VSENSE1
PWRGD1
FAULT
TIMER
Second Channel
PWRGD2
GATE2ISENSE2ISET2IN2
DISCH2 VSENSE2
Circuit
Breaker
VREG
Deglitcher
AGND
DGND
ENABLE
50 µA
TPS2300
TPS2301
SLVS265H –FEBRUARY 2000–REVISED JULY 2013 www.ti.com
Table 1. AVAILABLE OPTIONS
TSSOP PACKAGES (PW, PWR)
(1)
PIN
T
A
HOT-SWAP CONTROLLER DESCRIPTION
COUNT
ENABLE ENABLE
Dual-channel with independent OCP and adjustable PG 20 TPS2300IPW TPS2301IPW
Dual-channel with interdependent OCP and adjustable PG 20 TPS2310IPW TPS2311IPW
40°C to 85°C
Dual-channel with independent OCP 16 TPS2320IPW TPS2321IPW
Single-channel with OCP and adjustable PG 14 TPS2330IPW TPS2331IPW
(1) The packages are available left-end taped and reeled (indicated by the R suffix on the device type; e.g., TPS2301IPWR).
FUNCTIONAL BLOCK DIAGRAM
Table 2. Terminal Functions
TERMINAL
I/O DESCRIPTION
NAME NO.
AGND 8 I Analog ground, connects to DGND as close as possible
DGND 3 I Digital ground
DISCH1 20 O Discharge transistor 1
DISCH2 19 O Discharge transistor 2
ENABLE/ ENABLE 18 I Active low (TPS2300) or active high enable (TPS2301)
FAULT 16 O Overcurrent fault, open-drain output
GATE1 1 O Connects to gate of channel 1 high-side MOSFET
GATE2 2 O Connects to gate of channel 2 high-side MOSFET
IN1 11 I Input voltage for channel 1
IN2 12 I Input voltage for channel 2
ISENSE1 10 I Current-sense input channel 1
ISENSE2 9 I Current-sense input channel 2
ISET1 15 I Adjusts circuit-breaker threshold with resistor connected to IN1
2 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: TPS2300 TPS2301