Datasheet
Top View
Bottom View
1
VIN1
VIN1
ON
VBIAS
VIN2
VIN2
1
ON
2
VOUT2
VOUT1
CT
GND
1
CT
2
VOUT2
VOUT1
14
14
1
VOUT2
VOUT1
GND
CT
1
CT
2
VOUT2
VOUT1
VIN1
VIN1
VBIAS
VIN2
VIN2
ON
1
ON
2
TPS22966
www.ti.com
SLVSBH4C –JUNE 2012–REVISED JUNE 2013
DPU PACKAGE
PIN TABLE
TPS22966
PIN NAME I/O DESCRIPTION
DPU
1 VIN1 I Switch #1 input. Recommended voltage range for this pin for optimal R
ON
performance is 0.8V to
V
BIAS
. Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during
turn-on of the channel. See Application Information section for more information.
2 VIN1 I Switch #1 input. Recommended voltage range for this pin for optimal R
ON
performance is 0.8V to
V
BIAS
. Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during
turn-on of the channel. See Application Information section for more information.
3 ON1 I Active high switch #1 control input. Do not leave floating.
4 VBIAS I Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5V to 5.5V.
See Application Information section.
5 ON2 I Active high switch #2 control input. Do not leave floating.
6 VIN2 I Switch #2 input. Recommended voltage range for this pin for optimal R
ON
performance is 0.8V to
V
BIAS
. Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during
turn-on of the channel. See Application Information section for more information.
7 VIN2 I Switch #2 input. Recommended voltage range for this pin for optimal R
ON
performance is 0.8V to
V
BIAS
. Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during
turn-on of the channel. See Application Information section for more information.
8 VOUT2 O Switch #2 output.
9 VOUT2 O Switch #2 output.
10 CT2 O Switch #2 slew rate control. Can be left floating. Capacitor used on this pin should be rated for a
minimum of 25V for desired rise time performance.
11 GND – Ground
12 CT1 O Switch #1 slew rate control. Can be left floating. Capacitor used on this pin should be rated for a
minimum of 25V for desired rise time performance.
13 VOUT1 O Switch #1 output.
14 VOUT1 O Switch #1 output.
15 Thermal Pad O Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See Application
Information for layout guidelines.
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: TPS22966