Datasheet
TPS2231
TPS2236
SLVS536J –JULY 2004–REVISED SEPTEMBER 2009..................................................................................................................................................
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
T
J
= 25°C, V
I(3.3VIN)
= V
I(AUXIN)
= 3.3 V, V
I(1.5VIN)
= 1.5 V, V
I(/SHDNx)
, V
I(/STBYx)
= 3.3 V, V
I(/CPPEx)
= V
I(/CPUSBx)
= 0 V,
V
I(/SYSRST)
= 3.3 V, OCx and RCLKENx and PERSTx are open, all voltage outputs unloaded (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
I
I(AUXIN)
125 200
Normal operation of
I
I(3.3VIN)
17.5 25 μA
TPS2236
Outputs are unloaded,
I
I(1.5VIN)
5.5 15
Operation input
I
I
T
J
[–40, 120°C] (does not include CPPEx and
quiescent current
I
I(AUXIN)
85 150
CPUSBx logic pullup currents)
Normal operation of
I
I(3.3VIN)
10 15 μA
TPS2231
I
I(1.5VIN)
2.5 10
I
I(AUXIN)
200 320
Normal operation of
I
I(3.3VIN)
17.5 25 μA
TPS2236
I
I(1.5VIN)
5.5 15
Outputs are unloaded, T
J
[–40, 120°C] (include
CPPEx and CPUSBx logic pullup currents)
I
I(AUXIN)
120 210
Normal operation of
I
I(3.3VIN)
10 15 μA
TPS2231
I
I(1.5VIN)
2.5 10
Total input
I
I
quiescent current
I
I(AUXIN)
250 440
Shutdown mode of
I
I(3.3VIN)
3.5 20 μA
TPS2236
CPUSB = CPPE = 0 V SHDN = 0 V (discharge
I
I(1.5VIN)
0.1 20
FETs are on) (include CPPEx and CPUSBx logic
pullup currents and SHDN pullup current) T
J
[–40,
I
I(AUXIN)
144 270
120°C]
Shutdown mode of
I
I(3.3VIN)
3.5 10 μA
TPS2231
I
I(1.5VIN)
0.5 10
I
I(AUXIN)
40 100
TPS2236 I
I(3.3VIN)
0.1 100 μA
SHDN = 3.3 V, CPUSB = CPPE = 3.3 V (no card
I
I(1.5VIN)
0.1 100
Forward leakage present, discharge FETs are on); current measured
I
lkg(FWD)
current at input pins, T
J
= 120°C, includes RCLKEN pullup
I
I(AUXIN)
20 50
current
TPS2231 I
I(3.3VIN)
0.1 50 μA
I
I(1.5VIN)
0.1 50
T
J
= 25°C 0.1 10
I
I(AUXOUT)
μA
T
J
= 120°C 50
Reverse leakage
V
O(AUXOUT)
= V
O(3.3VOUT)
= 3.3 V;
T
J
= 25°C 0.1 10
current
I
lkg(RVS)
I
I(3.3VOUT)
μA
V
O(1.5VOUT)
= 1.5 V; All voltage inputs are grounded
(TPS2236 and
T
J
= 120°C 50
(current measured from output pins going in)
TPS2231)
T
J
= 25°C 0.1 10
I
I(1.5VOUT)
μA
T
J
= 120°C 50
LOGIC SECTION (SYSRST, SHDNx, STBYx, PERSTx, RCLKENx, OCx, CPUSBx, CPPEx)
SYSRST = 3.6 V, sinking 0 1
Logic input
I
(SYSRST)
Input TPS2231-2 0 1 μA
supply current
SYSRST = 0 V, sourcing
TPS2231, TPS2231-1 10 30
SHDNx = 3.6 V, sinking 0 1
I
(SHDNx)
Input μA
SHDNx = 0 V, sourcing 10 30
STBYx = 3.6 V, sinking 0 1
I
(STBYx)
Input μA
STBYx = 0 V, sourcing 10 30
I
(RCLKENx)
Input RCLKENx = 0 V, sourcing 10 30 μA
CPUSB or CPPE = 0 V, sinking 0 1
I
(CPUSBx)
or
Inputs μA
I
(CPPEx)
CPUSB or CPPE = 3.6 V, sourcing 10 30
High level 2
Logic input
V
voltage
Low level 0.8
RCLEN output low voltage Output I
O(RCLKEN)
= 60 μA 0.4 V
3.3VOUT falling 2.7 3
PERST assertion threshold of output voltage (PERST
AUXOUT falling 2.7 3 V
asserted when any output voltage falls below the threshold)
1.5VOUT falling 1.2 1.35
PERST assertion delay from output voltage 3.3VOUT, AUXOUT, or 1.5VOUT falling 500 ns
4 Submit Documentation Feedback Copyright © 2004–2009, Texas Instruments Incorporated
Product Folder Link(s): TPS2231 TPS2236