Datasheet
TPS2112A
TPS2113A
www.ti.com
SBVS045C –MARCH 2004–REVISED MAY 2012
ELECTRICAL CHARACTERISTICS (continued)
Over recommended operating junction temperature, I
O(OUT)
= 0 A, and R
ILIM
= 400 Ω, unless otherwise noted.
TPS2112A, TPS2113A
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
REVERSE CONDUCTION BLOCKING
EN = high, V
I(IN1)
= 3.3 V and V
I(IN2)
= V
I(VSNS)
Minimum output-to-input = 0 V. Connect OUT to a 5-V supply through
voltage difference to block ΔV
O(I_block)
a series 1-kΩ resistor. Let EN = low. Slowly 80 100 120 mV
switching decrease the supply voltage until OUT
connects to IN1.
THERMAL SHUTDOWN
Thermal shutdown threshold TPS211xA is in current limit. 135 °C
Recovery from thermal shutdown TPS211xA is in current limit. 125 °C
Hysteresis 10 °C
IN2−IN1 COMPARATORS
Hysteresis of IN2−IN1 comparator 0.1 0.2 V
Deglitch of IN2−IN1 comparator (both ↑ ↓) 10 20 50 μs
SWITCHING CHARACTERISTICS
Over recommended operating junction temperature, V
I(IN1)
= V
I(IN2)
= 5.5 V, and R
ILIM
= 400 Ω, unless otherwise noted.
TPS2112A TPS2113A
PARAMETER TEST CONDITIONS MIN TYP MAX MIN TYP MAX UNIT
T
J
= 25°C,
Output rise
V
I(IN1)
= V
I(IN2)
= 5 V, C
L
= 1 μF,
t
R
time from an 0.5 1.0 1.5 1 1.8 3 ms
V
I(SNS)
= 1.5 V I
L
= 500 mA; see
enable
Figure 1(a).
T
J
= 25°C,
Output fall
V
I(IN1)
= V
I(IN2)
= 5 V, C
L
= 1 μF,
t
F
time from a 0.35 0.5 0.7 0.5 1 2 ms
V
I(SNS)
= 1.5 V I
L
= 500 mA; see
disable
Figure 1(a).
T
J
= 125°C,
C
L
= 10 μF,
IN1 to IN2 transition, I
L
= 500 mA; measure
Transition V
I(IN1)
= 3.3 V, transition time as 10%
t
T
40 60 40 60 μs
time V
I(IN2)
= 5 V, to 90% rise time or
V
I(EN)
= 0 V from 3.4 V to 4.8 V on
V
O(OUT)
. See
Figure 1(b).
Turn-on V
I(IN1)
= VI
(IN2)
= 5 V T
J
= 25°C,
propagation Measured from enable to C
L
= 10 μF,
t
PLH1
0.5 1 ms
delay from an 10% of V
O(OUT)
, V
I(SNS)
= I
L
= 500 mA; see
enable 1.5 V Figure 1(a).
Turn-off V
I(IN1)
= VI
(IN2)
= 5 V T
J
= 25°C,
propagation Measured from disable to C
L
= 10 μF,
t
PHL1
3 5 ms
delay from a 90% of V
O(OUT)
, V
I(SNS)
= I
L
= 500 mA; see
disable 1.5 V Figure 1(a).
Logic 1 to Logic 0
transition on VSNS,
Switch-over T
J
= 25°C,
V
I(IN1)
= 1.5 V,
rising C
L
= 10 μF,
t
PLH2
V
I(IN2)
= 5 V, 40 100 40 100 μs
propagation I
L
= 500 mA; see
V
I(EN)
= 0 V,
delay Figure 1(c).
Measured from VSNS to
10% of V
O(OUT)
Logic 0 to Logic 1
transition on VSNS,
Switch-over T
J
= 25°C,
V
I(IN1)
= 1.5 V,
falling C
L
= 10 μF,
t
PHL2
V
I(IN2)
= 5 V, 2 3 10 2 5 10 ms
propagation I
L
= 500 mA; see
V
I(EN)
= 0 V,
delay Figure 1(c).
Measured from VSNS to
90% of V
O(OUT)
Copyright © 2004–2012, Texas Instruments Incorporated 5