Datasheet

www.ti.com
DETAILED DESCRIPTION
BP
SP
OUT1, OUT2, OUT2, OUT4
TPS2070
TPS2071
SLVS287B – SEPTEMBER 2000 – REVISED SEPTEMBER 2007
TERMINAL FUNCTIONS
TERMINAL
I/O DESCRIPTION
NAME NO.
3.3V_OUT 11 O 3.3-V internal voltage regulator output
AGND 3 Analog ground
BP 30 I Bus power voltage input, connect to V
BUS
Active-high logic input, disables autoswitch to bus power when self-power is disconnected. Connect to BP or
BP_DIS 31 I
GND
BPMODE 12 O A logic signal that indicates if the outputs source from the bus-powered supply. BPMODE (TPS2070) or
(1)
BPMODE (TPS2071) can be used to signal hub controller.
CP_M 19 Charge-pump-capacitor connection from CP_P. Recommend 0.01- μ F between CP_P and CP_M.
CP_P 18 Charge-pump-capacitor connection from CP_M. Recommend 0.01- μ F between CP_P and CP_M.
DGND 16 Digital ground
DP0_RST 13 O Connects to DP signal from upstream hub/host through an external 1.5-k Ω resistor
EN1 2 I Active-low enable for OUT1
EN2 15 I Active-low enable for OUT2
EN3 20 I Active-low enable for OUT3
EN4 21 I Active-low enable for OUT4
EN_REG 14 I Active-high enable, enables external voltage regulator. Connect to BP or GND
GATE 10 O Output gate drive for an external N-channel MOSFET
NC 1, 4, 8 No internal connection
OC1 22 O Logic output, overcurrent response for OUT1
OC2 23 O Logic output, overcurrent response for OUT2
OC3 24 O Logic output, overcurrent response for OUT3
OC4 25 O Logic output, overcurrent response for OUT4
OUT1 29 O Power switch output for downstream ports
OUT2 28 O Power switch output for downstream ports
OUT3 27 O Power switch output for downstream ports
OUT4 26 O Power switch output for downstream ports
PG 5 O Logic output, power good
PG_DLY
(2)
32 Adjusts the PG time delay with a capacitor to ground. Adjust the pulse duration to fit the application.
SP 6, 7 I Self-power voltage input, connects to local power supply
VCP 17 Charge-pump output, source for an external voltage-regulator driver. Recommend 0.1- μ F capacitor to DGND.
VEXT 9 I Input voltage for the external voltage regulator
(1) Pin 12 is active-low for TPS2070 and active-high for TPS2071.
(2) Use the following formula to calculate the capacitance needed: C = (desired pulse duration × 3 × 10
– 6
)/1.22
The bus-powered supply input (BP) serves as the source for the internal 3.3-V LDO and for all logic functions in
the device. In bus-powered mode, BP also serves as the source for all the outputs (OUTx). If BP is below the
undervoltage threshold, all power switches turn off and the LDO is disabled. BP must be connected to a voltage
source for the device to operate.
The self-powered supply input (SP) serves as the source for all the outputs (OUTx) in self-powered mode. The
enable logic for the SP switches requires that BP be connected to a voltage source.
OUTx are the outputs of the integrated power switches.
4 Submit Documentation Feedback Copyright © 2000 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TPS2070 TPS2071