Datasheet

www.ti.com

Board Layout

2.3 Operation

For proper operation of the TPIC74101, JP1, JP2, JP3, JP4, JP5, and JP6 should be properly configured.

The recommended setting, using shorting blocks:

JP1 and JP2 to Fast

JP3 to Enabled

JP4 to Enabled

JP5 to Enabled, if 5Vg is used

JP6 to Shorted

In this configuration, the device powers up when power is applied.

JP1, JP2 SCR0, SCR1 select how switch pin slew rate is set: slow, medium-slow, medium-fast, or fast.

JP3 LPM selects how Low Power Mode is set: Enabled or Disabled. JP4 EN turns the device on or off.

JP5 5Vg turns the regulated 5-V output on or off. JP6 Bypass disables the low-pass filter located on the

input supply to the device.

3 Board Layout

Figure 6, Figure 7, Figure 8, and Figure 9 show the board layout for the TPIC74101EVM PWB. The EVM

offers resistors, capacitors, and jumpers to program the switch pin slew rate and regulator turn-on Delay.

Jumpers are also provided to enable the device and to enable the low-power mode option.

The TPIC74101 offers high efficiency but does dissipate power. The PowerPAD™ package offers an

exposed thermal pad to enhance thermal performance. This must be soldered to the copper landing on

the PCB for optimal performance. The PCB provides 1-oz copper planes on the top and bottom to

dissipate heat.

Figure 6. Top Assembly Layer

SLIU006– December 2011 TPIC74101EVM User's Guide

Submit Documentation Feedback