Datasheet

TIMING DIAGRAMS
LIN Bus
Signal
DOMINANT
RECESSIVE
D = 0.5
Thresholds:
Worst case 1
Thresholds:
Worst case 2
t
Bit
t
Bit
V
sup
TH
Rec(max)
TH
Dom(max)
TH
Rec(min)
TH
Dom(min)
TXD (Input)
t
Bus_dom(max)
t
Bus_dom(min)
t
Bus_rec(max)
t
Bus_rec(min)
D = t
Bus_rec(min)
/(2 x t
Bit
)
D = t
Bus_rec(max)
/(2 x t
Bit
)
RXD
D2 (20 kbps) and
D4 (10 kbps) case
RXD
D1 (20 kbps) and
D3 (10 kbps) case
TPIC1021A-Q1
www.ti.com .......................................................................................................................................................... SLIS117A – AUGUST 2007 – REVISED JUNE 2009
Figure 5. Definition of Bus Timing Parameters
Copyright © 2007 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TPIC1021A-Q1