Datasheet

TPIC1021A-Q1
www.ti.com
.......................................................................................................................................................... SLIS117A AUGUST 2007 REVISED JUNE 2009
ELECTRICAL CHARACTERISTICS (continued)
V
SUP
= 7 V to 27 V, T
A
= 40 ° C to 125 ° C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
LIN PIN (Referenced to V
SUP
)
LIN recessive, TXD = High,
V
OH
High-level output voltage V
SUP
1 V
I
O
= 0 mA, V
SUP
= 14 V
LIN dominant, TXD = Low,
V
OL
Low-level output voltage 0 0.2 × V
SUP
V
I
O
= 40 mA, V
SUP
= 14 V
R
slave
Pullup resistor to V
SUP
Normal and standby modes 20 30 60 k
Pullup current source to V
SUP
Sleep mode, V
SUP
= 14 V, LIN = GND 2 20 µ A
I
L
Limiting current TXD = 0 V 45 160 250 mA
I
LKG
Leakage current LIN = V
SUP
5 0 5
7 V < LIN 12 V, V
SUP
= GND 5 µ A
Leakage current, loss of
I
LKG
supply
12 V < LIN < 18 V, V
SUP
= GND 10
V
IL
Low-level input voltage LIN dominant 0.4 × V
SUP
V
IH
High-level input voltage LIN recessive 0.6 × V
SUP
V
IT
Input threshold voltage 0.4 × V
SUP
0.5 × V
SUP
0.6 × V
SUP
V
V
hys
Hysteresis voltage 0.05 × V
SUP
0.175 × V
SUP
Low-level input voltage for
V
IL
0.4 × V
SUP
wake-up
EN PIN
V
IL
Low-level input voltage 0.3 0.8
V
V
IH
High-level input voltage 2 5.5
V
hys
Hysteresis voltage 30 500 mV
Pulldown resistor 125 350 800 k
I
IL
Low-level input current EN = Low 5 0 5 µ A
INH PIN
V
o
DC output voltage 0.3 V
SUP
+ 0.3 V
Between V
SUP
and INH, INH = 2-mA drive,
R
on
On state resistance 35 85
Normal or standby mode
I
IKG
Leakage current Low-power mode, 0 < INH < V
SUP
5 0 5 µ A
NWake PIN
V
IL
Low-level input voltage 0.3 V
SUP
3.3
V
V
IH
High-level input voltage V
SUP
1 V
SUP
+ 0.3
Pullup current NWake = 0 V 45 10 2
µ A
I
IKG
Leakage current V
SUP
= NWake 5 0 5
THERMAL SHUTDOWN
Shutdown junction thermal
190 ° C
temperature
Copyright © 2007 2009, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): TPIC1021A-Q1