Datasheet

TPD12S015A
SLLSE74C –JUNE 2011–REVISED MARCH 2013 www.ti.com
Voltage Level Shifter: CEC Line (x_A & x_B ports); VCCA = 1.8V
V
CCA
= 1.8 V
PARAMETER PINS TEST CONDITIONS MIN TYP MAX UNIT
t
PLH
Propagation delay A to B CEC Channels Enabled 441
ns
B to A 231
t
PLH
A to B 13
μs
B to A 0.26
t
f
A port fall time A Port CEC Channels Enabled 94
ns
B port fall time B Port 96
t
r
A port rise time A Port CEC Channels Enabled 201 ns
B port rise time B Port 15 μs
Voltage Level Shifter: HPD Line (x_A & x_B ports); VCCA = 1.8V
V
CCA
= 1.8 V
PARAMETER PINS TEST CONDITIONS MIN TYP MAX UNIT
t
PLH
Propagation delay B to A CEC Channels Enabled 10
μs
t
PLH
B to A 9
t
f
A port fall time A Port CEC Channels Enabled 0.41 ns
t
r
A port rise time A Port CEC Channels Enabled 0.45 ns
Voltage Level Shifter: SCL, SDA Lines (x_A & x_B ports); VCCA = 2.5V
V
CCA
= 2.5 V
PARAMETER PINS TEST CONDITIONS MIN TYP MAX UNIT
t
PLH
Propagation delay A to B DDC Channels Enabled 330
B to A 182
ns
t
PLH
A to B 423
B to A 166
t
f
A port fall time A Port DDC Channels Enabled 79
ns
B port fall time B Port 83
t
r
A port rise time A Port DDC Channels Enabled 188
ns
B port rise time B Port 92
f
MAX
Maximum switching frequency DDC Channels Enabled 400 kHz
Voltage Level Shifter: CEC Line (x_A & x_B ports); VCCA = 2.5V
V
CCA
= 2.5 V
PARAMETER PINS TEST CONDITIONS MIN TYP MAX UNIT
t
PLH
Propagation delay A to B CEC Channels Enabled 454
ns
B to A 184
t
PLH
A to B 13
μs
B to A 0.255
t
f
A port fall time A Port CEC Channels Enabled 79
ns
B port fall time B Port 96
t
r
A port rise time A Port CEC Channels Enabled 194 ns
B port rise time B Port 15 μs
14 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: TPD12S015A