Datasheet

www.ti.com
FUNCTIONAL BLOCK DIAGRAM
_
+
_
+
_
+
_
+
150 k
150 k
_
+
_
+
Deglitch
Logic
Deglitch
Logic
Gate
Drive
Gate
Drive
V
DD
OC
Detect
Startup
Protection
Logic
Ramp
Generator
Biases
and
References
TTL
Input
Buffer
SD
*Gain = 2 V/V
B1, B2
V
DD
A3
V
O-
C3
V
O+
A2, B3
GND
C1
IN-
A1
IN+
C2
SHUTDOWN
300 k
Notes:
* Total gain =
150 k
R
I
2 x
150 k
R
I
*Gain =
TPA2010D1
SLOS417C OCTOBER 2003 REVISED SEPTEMBER 2007
Terminal Functions
TERMINAL
I/O DESCRIPTION
NAME YEF, YZF
IN C1 I Negative differential input
IN+ A1 I Positive differential input
V
DD
B1 I Power supply
V
O+
C3 O Positive BTL output
GND A2, B3 I High-current ground
V
O-
A3 O Negative BTL output
SHUTDOWN C2 I Shutdown terminal (active low logic)
PVDD B2 I Power supply
4 Submit Documentation Feedback Copyright © 2003 2007, Texas Instruments Incorporated
Product Folder Link(s): TPA2010D1