Datasheet

www.ti.com
memory selects
TMS470R1B1M
16/32-Bit RISC Flash Microcontroller
SPNS109A – SEPTEMBER 2005 – REVISED AUGUST 2006
Memory selects allow the user to address memory arrays (i.e., flash, RAM, and HET RAM) at user-defined
addresses. Each memory select has its own set (low and high) of memory base address registers (MFBAHRx
and MFBALRx) that, together, define the array's starting (base) address, block size, and protection.
The base address of each memory select is configurable to any memory address boundary that is a multiple of
the decoded block size. For more information on how to control and configure these memory select registers,
see the bus structure and memory sections of the TMS470R1x System Module Reference Guide (literature
number SPNU189).
For the memory selection assignments and the memory selected, see Table 3 .
Table 3. TMS470R1B1M Memory Selection Assignment
MEMORY
MEMORY MEMORY MEMORY BASE ADDRESS STATIC MEM
SELECTED MPU MSM
SELECT SIZE
(1)
REGISTER CTL REGISTER
(ALL INTERNAL)
0 (fine) FLASH/ROM NO YES MFBAHR0 and MFBALR0
1 M
1 (fine) FLASH/ROM NO YES MFBAHR1 and MFBALR1
2 (fine) RAM YES YES MFBAHR2 and MFBALR2
64 K
(2)
3 (fine) RAM YES YES MFBAHR3 and MFBALR3
4 (fine) HET RAM 1 K NO NO MFBAHR4 and MFBALR4 SMCR1
128 MB (x8)
5 (coarse) CS[5]/GIOC[3] NO NO MCBAHR2 and MCBALR2 SMCR5
512 K (x16)
128 MB (x8)
6 (coarse) CS[6]/GIOC[4] NO NO MCBAHR3 and MCBALR3 SMCR6
512 K (x16)
(1) x8 refers to size of memory in 8-bits; x16 refers to size of memory in 16-bits.
(2) The starting addresses for both RAM memory-select signals cannot be offset from each other by a multiple of the user-defined block
size in the memory-base address register.
JTAG security module
The B1M device includes a JTAG security module to provide maximum security to the memory contents. The
visible unlock code can be in the OTP sector or in the first bank of the user-programmable memory. For the
B1M, the visible unlock code is in the OTP sector at address 0x0000_01F8.
memory security module
The B1M device also includes a memory security module (MSM) to provide additional security and flexibility to
the memory contents' protection. The password for unlocking the MSM is located in the four words just before
the flash protection keys.
RAM
The B1M device contains 64K-bytes of internal static RAM configurable by the SYS module to be addressed
within the range of 0x0000_0000 to 0xFFE0_0000. This B1M RAM is implemented in one 64K-byte array
selected by two memory-select signals. This B1M configuration imposes an additional constraint on the memory
map for RAM; the starting addresses for both RAM memory selects cannot be offset from each other by the
multiples of the size of the physical RAM (i.e., 64K bytes for the B1M device). The B1M RAM is addressed
through memory selects 2 and 3.
The RAM can be protected by the memory protection unit (MPU) portion of the SYS module, allowing the user
finer blocks of memory protection than is allowed by the memory selects. The MPU is ideal for protecting an
operating system while allowing access to the current task. For more detailed information on the MPU portion of
the SYS module and memory protection, see the memory section of the TMS470R1x System Module Reference
Guide (literature number SPNU189).
F05 Flash
The F05 flash memory is a nonvolatile electrically erasable and programmable memory implemented with a
32-bit-wide data bus interface. The F05 flash has an external state machine for programming and erase
functions. See the Flash read and Flash program and erase sections.
15
Submit Documentation Feedback