Datasheet

TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066
TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062
www.ti.com SPRS698D –NOVEMBER 2010–REVISED DECEMBER 2012
Table 5-72. STANDBY Mode Timing Requirements
MIN MAX UNIT
Without input qualification 3t
c(OSCCLK)
Pulse duration, external
t
w(WAKE-INT)
cycles
wake-up signal
With input qualification
(1)
(2 + QUALSTDBY) * t
c(OSCCLK)
(1) QUALSTDBY is a 6-bit field in the LPMCR0 register.
Table 5-73. STANDBY Mode Switching Characteristics
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN MAX UNIT
Delay time, IDLE instruction
t
d(IDLE-XCOL)
32t
c(SCO)
45t
c(SCO)
cycles
executed to XCLKOUT low
Delay time, external wake signal to program execution
cycles
resume
(1)
Without input qualifier 100t
c(SCO)
• Wake up from flash
cycles
– Flash module in active state With input qualifier 100t
c(SCO)
+ t
w(WAKE-INT)
t
d(WAKE-STBY)
Without input qualifier 1125t
c(SCO)
• Wake up from flash
cycles
– Flash module in sleep state With input qualifier 1125t
c(SCO)
+ t
w(WAKE-INT)
Without input qualifier 100t
c(SCO)
cycles
• Wake up from SARAM
With input qualifier 100t
c(SCO)
+ t
w(WAKE-INT)
(1) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered
by the wake up signal) involves additional latency.
Copyright © 2010–2012, Texas Instruments Incorporated Peripheral and Electrical Specifications 151
Submit Documentation Feedback
Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065
TMS320F28064 TMS320F28063 TMS320F28062