Datasheet

M51
M50
M47
Bit 0 Bit(n-1) (n-2) (n-3) (n-4)
Bit 0 Bit(n-1) (n-2) (n-3) (n-4)
CLKX
FSX
DX
DR
M44
M48
M49
M43
LSB
MSB
M52
TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066
TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062
www.ti.com SPRS698D –NOVEMBER 2010–REVISED DECEMBER 2012
Table 5-42. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)
MASTER SLAVE
NO. UNIT
MIN MAX MIN MAX
M49 t
su(DRV-CKXH)
Setup time, DR valid before CLKX high 30 8P – 10 ns
M50 t
h(CKXH-DRV)
Hold time, DR valid after CLKX high 1 8P – 10 ns
M51 t
su(FXL-CKXL)
Setup time, FSX low before CLKX low 8P + 10 ns
M52 t
c(CKX)
Cycle time, CLKX 2P
(1)
16P ns
(1) 2P = 1/CLKG
Table 5-43. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)
over recommended operating conditions (unless otherwise noted)
MASTER SLAVE
NO. PARAMETER UNIT
MIN MAX MIN MAX
M43 t
h(CKXH-FXL)
Hold time, FSX low after CLKX high 2P
(1)
ns
M44 t
d(FXL-CKXL)
Delay time, FSX low to CLKX low P ns
M47 t
dis(FXH-DXHZ)
Disable time, DX high impedance following last data bit from 6 6P + 6 ns
FSX high
M48 t
d(FXL-DXV)
Delay time, FSX low to DX valid 6 4P + 6 ns
(1) 2P = 1/CLKG
For all SPI slave modes, CLKX must be a minimum of 8 CLKG cycles. Also, CLKG should be LSPCLK/2
by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 90 MHz, CLKX maximum frequency
is LSPCLK/16; that is, 5.625 MHz and P = 11.11 ns.
Figure 5-37. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1
Copyright © 2010–2012, Texas Instruments Incorporated Peripheral and Electrical Specifications 117
Submit Documentation Feedback
Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065
TMS320F28064 TMS320F28063 TMS320F28062