Datasheet

CPU TIMER 2
CPU TIMER 0
Peripherals
(SPI, SCI, ePWM, I C, HRPWM, eCAP, ADC)
2
TINT0
XINT1
Interrupt Control
XINT1
XINT1CR(15:0)
Interrupt Control
XINT2
XINT2CR(15:0)
GPIO
MUX
INT1
to
INT12
NMI
XINT2CTR(15:0)
XINT3CTR(15:0)
CPU TIMER 1
TINT2
MUX
XINT2
XINT3
ADC
XINT2SOC
GPIOXINT1SEL(4:0)
GPIOXINT2SEL(4:0)
GPIOXINT3SEL(4:0)
Interrupt Control
XINT3
XINT3CR(15:0)
XINT3CTR(15:0)
NMI interrupt with watchdog function
(See the NMI Watchdog section.)
NMIRS
System Control
(See the System
Control section.)
INT14
INT13
GPIO0.int
GPIO31.int
CLOCKFAIL
CPUTMR2CLK
C28
Core
MUX
MUX
TINT1
PIE
Up to 96 Interrupts
Watchdog
WDINT
Low-Power Modes
LPMINT
WAKEINT
Sync
SYSCLKOUT
TMS320F28027, TMS320F28026, TMS320F28023, TMS320F28022
TMS320F28021, TMS320F28020, TMS320F280200
www.ti.com SPRS523J –NOVEMBER 2008–REVISED OCTOBER 2013
3.5 Interrupts
Figure 3-6 shows how the various interrupt sources are multiplexed.
Figure 3-6. External and PIE Interrupt Sources
Copyright © 2008–2013, Texas Instruments Incorporated Functional Overview 33
Submit Documentation Feedback
Product Folder Links: TMS320F28027 TMS320F28026 TMS320F28023 TMS320F28022 TMS320F28021
TMS320F28020 TMS320F280200