Video Port/VCXO Interpolated Control (VIC) Port User's Guide

4-52 Video Display Event Register (VDDISPEVT) ......................................................................... 142
4-53 Video Display Clipping Register (VDCLIP) ............................................................................ 143
4-54 Video Display Default Display Value Register (VDDEFVAL) ....................................................... 144
4-55 Video Display Default Display Value Register (VDDEFVAL) - Raw Data Mode ................................. 144
4-56 Video Display Vertical Interrupt Register (VDVINT) .................................................................. 145
4-57 Video Display Field Bit Register (VDFBIT) ............................................................................ 146
4-58 Video Display Field 1 Vertical Blanking Bit Register (VDVBIT1) ................................................... 146
4-59 Video Display Field 2 Vertical Blanking Bit Register (VDVBIT2) ................................................... 147
5-1 Video Port Peripheral Identification Register (VPPID) ............................................................... 152
5-2 Video Port Peripheral Control Register (PCR) ........................................................................ 153
5-3 Video Port Pin Function Register (PFUNC) ........................................................................... 154
5-4 Video Port Pin Direction Register (PDIR) .............................................................................. 156
5-5 Video Port Pin Data Input Register (PDIN) ............................................................................ 158
5-6 Video Port Pin Data Output Register (PDOUT) ....................................................................... 159
5-7 Video Port Pin Data Set Register (PDSET) ........................................................................... 161
5-8 Video Port Pin Data Clear Register (PDCLR) ......................................................................... 162
5-9 Video Port Pin Interrupt Enable Register (PIEN) ..................................................................... 163
5-10 Video Port Pin Interrupt Polarity Register (PIPOL) ................................................................... 164
5-11 Video Port Pin Interrupt Status Register (PISTAT) ................................................................... 165
5-12 Video Port Pin Interrupt Clear Register (PICLR) ..................................................................... 166
6-1 TCI System Block Diagram .............................................................................................. 168
6-2 Program Clock Reference (PCR) Header Format .................................................................... 169
6-3 VIC Control Register (VICCTL) ......................................................................................... 171
6-4 VIC Input Register (VICIN) .............................................................................................. 172
6-5 VIC Clock Divider Register (VICDIV) ................................................................................... 173
10 List of Figures SPRUEM1 – May 2007
Submit Documentation Feedback