Computer Hardware User's Guide

Bus Timing
10-52
Figure 10–42. Inactive Bus States Following STRBx Bus Cycle
I/O write
STRBx
RDY
D
A
R/W
H1
H3
Bus inactive RDY ignored