Calculator User Manual

ManualsBrandsTexas Instruments ManualsCalculatorTMS320C2XX

561

562

563

564

565

566

567

568

569

570

Table Of Contents

Read This First
Contents
Figures
Tables
Examples
Cautions
Introduction
- TMS320 Family
  - History, Development, and Advantages of TMS320 DSPs
  - Typical Applications for the TMS320 Family
- TMS320C2xx Generation
- Key Features of the TMS320C2xx
Architectural Overview
- ’C2xx Bus Structure
- Central Processing Unit
- Memory and I/O Spaces
- Program Control
- On-Chip Peripherals
- Scanning-Logic Circuitry
Central Processing Unit
- Input Scaling Section
- Multiplication Section
  - Multiplier
  - Product-Scaling Shifter
- Central Arithmetic Logic Section
- Auxiliary Register Arithmetic Unit (ARAU)
  - ARAU and Auxiliary Register Functions
- Status Registers ST0 and ST1
Memory and I/O Spaces
- Overview of the Memory and I/O Spaces
  - Pins for Interfacing to External Memory and I/O Spaces
- Program Memory
  - Interfacing With External Program Memory
- Local Data Memory
  - Data Page 0 Address Map
  - Interfacing With External Local Data Memory
- Global Data Memory
  - Interfacing With External Global Data Memory
- Boot Loader
- I/O Space
  - Accessing I/O Space
- Direct Memory Access Using the HOLD Operation
  - HOLD During Reset
- Device-Specific Information
  - TMS320C203 Address Maps and Memory Configuration
  - TMS320C204 Address Maps and Memory Configuration
Program Control
- Program-Address Generation
- Pipeline Operation
- Branches, Calls, and Returns
- Conditional Branches, Calls, and Returns
- Repeating a Single Instruction
- Interrupts
- Reset Operation
- Power-Down Mode
  - Normal Termination of Power-Down Mode
  - Termination of Power-Down During a HOLD Operation
Addressing Modes
- Immediate Addressing Mode
  - Examples of Immediate Addressing
- Direct Addressing Mode
  - Using Direct Addressing Mode
  - Examples of Direct Addressing
- Indirect Addressing Mode
Assembly Language Instructions
- Instruction Set Summary
- How To Use the Instruction Descriptions
- Instruction Descriptions
  - ABS
  - ABS
  - ADD
  - ADD
  - ADD
  - ADD
  - ADDC
  - ADDC
  - ADDS
  - ADDS
  - ADDT
  - ADDT
  - ADRK
  - AND
  - AND
  - AND
  - APAC
  - APAC
  - B
  - BACC
  - BANZ
  - BANZ
  - BCND
  - BCND
  - BIT
  - BIT
  - BITT
  - BITT
  - BLDD
  - BLDD
  - BLDD
  - BLDD
  - BLDD
  - BLPD
  - BLPD
  - BLPD
  - BLPD
  - CALA
  - CALL
  - CC
  - CC
  - CLRC
  - CLRC
  - CMPL
  - CMPR
  - DMOV
  - DMOV
  - IDLE
  - IN
  - IN
  - INTR
  - LACC
  - LACC
  - LACC
  - LACL
  - LACL
  - LACL
  - LACT
  - LACT
  - LAR
  - LAR
  - LAR
  - LDP
  - LDP
  - LPH
  - LPH
  - LST
  - LST
  - LST
  - LST
  - LT
  - LT
  - LTA
  - LTA
  - LTD
  - LTD
  - LTD
  - LTP
  - LTP
  - LTS
  - LTS
  - MAC
  - MAC
  - MAC
  - MAC
  - MACD
  - MACD
  - MACD
  - MACD
  - MACD
  - MAR
  - MAR
  - MPY
  - MPY
  - MPY
  - MPYA
  - MPYA
  - MPYS
  - MPYS
  - MPYU
  - MPYU
  - NEG
  - NEG
  - NMI
  - NOP
  - NORM
  - NORM
  - NORM
  - OR
  - OR
  - OR
  - OUT
  - OUT
  - PAC
  - POP
  - POP
  - POPD
  - POPD
  - PSHD
  - PSHD
  - PUSH
  - RET
  - RETC
  - ROL
  - ROR
  - RPT
  - RPT
  - SACH
  - SACH
  - SACL
  - SACL
  - SAR
  - SAR
  - SBRK
  - SETC
  - SETC
  - SFL
  - SFR
  - SFR
  - SPAC
  - SPH
  - SPH
  - SPL
  - SPL
  - SPLK
  - SPLK
  - SPM
  - SQRA
  - SQRA
  - SQRS
  - SQRS
  - SST
  - SST
  - SUB
  - SUB
  - SUB
  - SUB
  - SUBB
  - SUBB
  - SUBC
  - SUBC
  - SUBS
  - SUBS
  - SUBT
  - SUBT
  - TBLR
  - TBLR
  - TBLR
  - TBLW
  - TBLW
  - TBLW
  - TRAP
  - XOR
  - XOR
  - XOR
  - ZALR
  - ZALR
On-Chip Peripherals
- Control of On-Chip Peripherals
- Clock Generator
  - Clock Generator Options
- CLKOUT1-Pin Control (CLK) Register
- Timer
- Wait-State Generator
  - Generating Wait States With the READY Signal
  - Generating Wait States With the ’C2xx Wait-State Generator
- General-Purpose I/O Pins
Synchronous Serial Port
- Overview of the Synchronous Serial Port
- Components and Basic Operation
- Controlling and Resetting the Port
- Managing the Contents of the FIFO Buffers
- Transmitter Operation
- Receiver Operation
  - Burst Mode Reception
  - Continuous Mode Reception
- Troubleshooting
Asynchronous Serial Port
- Overview of the Asynchronous Serial Port
- Components and Basic Operation
- Controlling and Resetting the Port
- Transmitter Operation
- Receiver Operation
TMS320C209
- ’C209 Versus Other ’C2xx Devices
- ’C209 Memory and I/O Spaces
- ’C209 Interrupts
  - ’C209 Interrupt Registers
  - IACK Pin
- ’C209 On-Chip Peripherals
Register Summary
- A.1 Addresses and Reset Values
- A.2 Register Descriptions
TMS320C1x/C2x/C2xx/C5x Instruction Set Comparison
- B.1 Using the Instruction Set Comparison Table
  - B.1.1 An Example of a Table Entry
  - B.1.2 Symbols and Acronyms Used in the Table
- B.2 Enhanced Instructions
- B.3 Instruction Set Comparison Table
Program Examples
- C.1 About These Program Examples
- C.2 Shared Program Code
- C.3 Task-Specific Program Code
- C.4 Introduction to Generating Boot Loader Code
Submitting ROM Codes to TI
Design Considerations for Using XDS510 Emulator
- E.1 Designing Your Target System’s Emulator Connector (14-Pin Header)
- E.2 Bus Protocol
- E.3 Emulator Cable Pod
- E.4 Emulator Cable Pod Signal Timing
- E.5 Emulation Timing Calculations
- E.6 Connections Between the Emulator and the Target System
- E.7 Physical Dimensions for the 14-Pin Emulator Connector
- E.8 Emulation Design Considerations
Glossary
Index

Index

Index-2

accumulator instructions

(continued)

store high byte of accumulator to data memory

(SACH) 7-148

store low byte of accumulator to data memory

(SACL) 7-150

subtract conditionally from accumulator

(SUBC) 7-180

subtract PREG from accumulator (SPAC) 7-160

subtract PREG from accumulator and load TREG

(LTS) 7-100

subtract PREG from accumulator and multiply

(MPYS) 7-118

subtract PREG from accumulator and square

specified value (SQRS) 7-170

subtract value and logical inversion of carry bit

from accumulator (SUBB) 7-178

subtract value from accumulator (SUB) 7-174

subtract value from accumulator with shift speci-

fied by TREG (SUBT) 7-184

subtract value from accumulator with sign exten-

sion suppressed (SUBS) 7-182

XOR accumulator with data value (XOR) 7-193

ADC bit 10-10

add.

See

accumulator instructions

ADD instruction 7-23

ADDC instruction 7-27

address generation

data memory

direct addressing 6-4

immediate addressing 6-2

indirect addressing 6-9

program memory 5-2

hardware 5-3

address maps

’C203 4-32

’C204 4-35

’C209 11-6

data page 0 4-8

address visibility mode (AVIS bit) 11-17

addressing, bit-reversed indexed 6-10, F-3

addressing modes

definition F-1

direct

description 6-4

examples 6-6

figure 6-5

opcode format 6-5 to 6-7

role of data page pointer (DP) 6-4

immediate 6-2

addressing modes

(continued)

indirect

description 6-9

effects on auxiliary register pointer

(ARP) 6-14 to 6-16

effects on current auxiliary regis-

ter 6-14 to 6-16

examples 6-15

modifying auxiliary register content 6-17

opcode format 6-12 to 6-14

operands 6-9

operation types 6-14 to 6-16

options 6-9

possible opcodes 6-14 to 6-16

overview 6-1

ADDS instruction 7-29

ADDT instruction 7-31

ADRK instruction 7-33

ADTR (asynchronous serial port transmit and re-

ceive register) 10-4

AND instruction 7-34

APAC instruction 7-37

applications, TMS320 devices 1-4

ARAU (auxiliary register arithmetic unit) 3-12

ARAU and related logic, block diagram 3-12

ARB (auxiliary register pointer buffer) 3-16

architecture of ’C2x

2-1 to 2-14

arithmetic instructions.

See

accumulator instruc-

tions; auxiliary register instructions

arithmetic logic unit, central (CALU) 3-9

ARP (auxiliary register pointer) 3-16

ARSR (asynchronous serial port receive shift regis-

ter) 10-5

ASPCR (asynchronous serial port control regis-

ter) 10-7

configuring pins IO0–IO3 as inputs/out-

puts 10-15

quick reference A-13

assembly language instructions.

See

instructions

asynchronous

reception 10-20

transmission 10-19

asynchronous serial port