Datasheet

Block
Start Address
0x000000
M0Vector-RAM(32x32)
(EnableifVMAP =0)
DataSpace
ProgSpace
M0SARAM(1Kx16)
M1SARAM(1Kx16)
PeripheralFrame0
0x000040
0x000400
0x000800
PIEVector-RAM
(256x16)
(Enabledif
VMAP =1,
ENPIE=1)
Reserved
Reserved
L0SARAM(8Kx16, )DMA Accessible
PeripheralFrame1
(Protected)
Reserved
PeripheralFrame2
(Protected)
L1SARAM(8Kx16, )
DMA Accessible
Reserved
BootROM(8Kx16)
BROMVector-ROM(32x32)
(EnableifVMAP =1,ENPIE=0)
0x000D00
0x000E00
0x002000
0x006000
0x007000
0x008000
0x00 A000
0x3FFFC0
DataSpace
ProgSpace
Reserved
XINTFZone0(4Kx16, )
(Protected)
XZCS0
DMA Accessible
Reserved
On-ChipMemory ExternalMemoryXINTF
Onlyoneofthesevectormaps-M0vector,PIEvector,BROMvector-shouldbeenabledatatime.
LEGEND:
L2SARAM(8Kx16, )DMA Accessible
L3SARAM(8Kx16, )DMA Accessible
0x00C000
0x00E000
0x010000
Reserved
0x004000
0x005000
0x005000
PeripheralFrame3
(Protected)DMA Accessible
0x33FFF8
0x33FFFF
0x3FE000
PeripheralFrame0
XINTFZone6(1Mx16, )(DMA Accessible)XZCS6
0x100000
0x200000
0x300000
XINTFZone7(1Mx16, )XZCS7 (DMA Accessible)
H0SARAM
(32Kx16Prefetch)
0x300000
0x308000
0x310000
H1SARAM
(32Kx16Prefetch)
128-BitPassword
(A)
Reserved
Reserved
TMS320C28346, TMS320C28345, TMS320C28344
TMS320C28343, TMS320C28342, TMS320C28341
SPRS516D –MARCH 2009–REVISED AUGUST 2012 www.ti.com
A. These locations support compatibility with legacy C28x designs only. See Section 3.2.9.
Figure 3-4. C28342, C28341 Memory Map
38 Functional Overview Copyright © 2009–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320C28346, TMS320C28345, TMS320C28344 TMS320C28343, TMS320C28342,
TMS320C28341