Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsMicrocontrollers, Microprocessors & QuartzesDigital signal processor (DSP) BGA 256 (17x17) 1.2 V 300 MHz

TMS320C28346, TMS320C28345, TMS320C28344

TMS320C28343, TMS320C28342, TMS320C28341

www.ti.com

SPRS516D –MARCH 2009–REVISED AUGUST 2012

Table 2-2. Signal Descriptions (continued)

ZHH ZFE

NAME DESCRIPTION

BALL # BALL #

GPIO72 General-Purpose Input/Output 72 (I/O/Z)

- G13 H14 -

XD7 External Interface Data Line 7 (O)

GPIO73 General-Purpose Input/Output 73 (I/O/Z)

- F14 G16 -

XD6 External Interface Data Line 6 (O)

GPIO74 General-Purpose Input/Output 74 (I/O/Z)

- F13 G15 -

XD5 External Interface Data Line 5 (O)

GPIO75 General-Purpose Input/Output 75 (I/O/Z)

- F12 G14 -

XD4 External Interface Data Line 4 (O)

GPIO76 General-Purpose Input/Output 76 (I/O/Z)

- E13 F16 -

XD3 External Interface Data Line 3 (O)

GPIO77 General-Purpose Input/Output 77 (I/O/Z)

- E11 F15 -

XD2 External Interface Data Line 2 (O)

GPIO78 General-Purpose Input/Output 78 (I/O/Z)

- F10 F14 -

XD1 External Interface Data Line 1 (O)

GPIO79 General-Purpose Input/Output 79 (I/O/Z)

- C14 E16 -

XD0 External Interface Data Line 0 (O)

GPIO80 General-Purpose Input/Output 80 (I/O/Z)

- E6 B7 -

XA8 External Interface Address Line 8 (O)

GPIO81 General-Purpose Input/Output 81 (I/O/Z)

- C5 C7 -

XA9 External Interface Address Line 9 (O)

GPIO82 General-Purpose Input/Output 82 (I/O/Z)

- A5 B6 -

XA10 External Interface Address Line 10 (O)

GPIO83 General-Purpose Input/Output 83 (I/O/Z)

- B5 C6 -

XA11 External Interface Address Line 11 (O)

GPIO84 General-Purpose Input/Output 84 (I/O/Z)

- D5 A5 -

XA12 External Interface Address Line 12 (O)

GPIO85 General-Purpose Input/Output 85 (I/O/Z)

- D4 B5 -

XA13 External Interface Address Line 13 (O)

GPIO86 General-Purpose Input/Output 86 (I/O/Z)

- A3 C5 -

XA14 External Interface Address Line 14 (O)

GPIO87 General-Purpose Input/Output 87 (I/O/Z)

- B3 A4 -

XA15 External Interface Address Line 15 (O)

External Interface Read Enable (O). The XRD pin is high-impedance on reset. It stays that way as

XRD A14 D15

long as the XINTF clock is turned off (which happens on reset).

External Memory Interface Write Enable for Upper 16-bits (O). The XWE1 pin is high-impedance on

XWE1 C13 E14

reset. It stays that way as long as the XINTF clock is turned off (which happens on reset).

Submit Documentation Feedback

Product Folder Link(s): TMS320C28346, TMS320C28345, TMS320C28344 TMS320C28343, TMS320C28342,

TMS320C28341