Datasheet

RM46L450
RM46L850
SPNS184A –SEPTEMBER 2012–REVISED SEPTEMBER 2013 www.ti.com
Table 4-29. EMIF Asynchronous Memory Switching Characteristics
(1)(2)(3)
(continued)
NO Parameter Value Unit
MIN NOM MAX
Reads
3 t
c(EMRCYCLE)
EMIF read cycle time (EW = 0) (RS+RST+RH)* (RS+RST+RH)* (RS+RST+RH)* ns
E -3 E E + 3
EMIF read cycle time (EW = 1) (RS+RST+RH+( (RS+RST+RH+( (RS+RST+RH+( ns
EWC*16))*E -3 EWC*16))*E EWC*16))*E +
3
4 t
su(EMCEL-EMOEL)
Output setup time, (RS)*E-5 (RS)*E (RS)*E+3 ns
EMIFnCS[4:2] low to EMIFnOE
low (SS = 0)
Output setup time, -5 0 +3 ns
EMIFnCS[4:2] low to EMIFnOE
low (SS = 1)
5 t
h(EMOEH-EMCEH)
Output hold time, EMIFnOE high (RH)*E -4 (RH)*E (RH)*E + 4 ns
to EMIFnCS[4:2] high (SS = 0)
Output hold time, EMIFnOE high -4 0 +4 ns
to EMIFnCS[4:2] high (SS = 1)
6 t
su(EMBAV-EMOEL)
Output setup time, EMIFBA[1:0] (RS)*E-5 (RS)*E (RS)*E+3 ns
valid to EMIFnOE low
7 t
h(EMOEH-EMBAIV)
Output hold time, EMIFnOE high (RH)*E-4 (RH)*E (RH)*E+5 ns
to EMIFBA[1:0] invalid
8 t
su(EMAV-EMOEL)
Output setup time, (RS)*E-5 (RS)*E (RS)*E+3 ns
EMIFADDR[21:0] valid to
EMIFnOE low
9 t
h(EMOEH-EMAIV)
Output hold time, EMIFnOE high (RH)*E-4 (RH)*E (RH)*E+5 ns
to EMIFADDR[21:0] invalid
10 t
w(EMOEL)
EMIFnOE active low width (EW (RST)*E-3 (RST)*E (RST)*E+3 ns
= 0)
EMIFnOE active low width (EW (RST+(EWC*16 (RST+(EWC*16 (RST+(EWC*16 ns
= 1) )) *E-3 ))*E )) *E+3
11 t
d(EMWAITH-EMOEH)
Delay time from EMIFnWAIT 3E-3 4E 4E+30 ns
deasserted to EMIFnOE high
29 t
su(EMDQMV-EMOEL)
Output setup time, (RS)*E-5 (RS)*E (RS)*E+3 ns
EMIFnDQM[1:0] valid to
EMIFnOE low
30 t
h(EMOEH-EMDQMIV)
Output hold time, EMIFnOE high (RH)*E-4 (RH)*E (RH)*E+5 ns
to EMIFnDQM[1:0] invalid
Writes
15 t
c(EMWCYCLE)
EMIF write cycle time (EW = 0) (WS+WST+WH (WS+WST+WH (WS+WST+WH ns
)* E-3 )*E )* E+3
EMIF write cycle time (EW = 1) (WS+WST+WH (WS+WST+WH (WS+WST+WH ns
+( EWC*16))*E +(E WC*16))*E +( EWC*16))*E
-3 + 3
16 t
su(EMCEL-EMWEL)
Output setup time, (WS)*E -4 (WS)*E (WS)*E + 3 ns
EMIFnCS[4:2] low to EMIFnWE
low (SS = 0)
Output setup time, -4 0 +3 ns
EMIFnCS[4:2] low to EMIFnWE
low (SS = 1)
17 t
h(EMWEH-EMCEH)
Output hold time, EMIFnWE (WH)*E-4 (WH)*E (WH)*E+3 ns
high to EMIFnCS[4:2] high (SS =
0)
Output hold time, EMIFnWE -4 0 +3 ns
high to EMIFCS[4:2] high (SS =
1)
18 t
su(EMDQMV-EMWEL)
Output setup time, EMIFBA[1:0] (WS)*E-4 (WS)*E (WS)*E+3 ns
valid to EMIFnWE low
94 System Information and Electrical Specifications Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: RM46L450 RM46L850