Datasheet

SPISOMI
Slave Out Data Is Valid
SPICLK
(clock polarity=0)
SPICSn
8
SPICLK
(clock polarity=1)
SPIENAn
9
10
SPISIMO
SPISOMI
5
7
SPISIMO Data
Must Be Valid
SPISOMI Data Is Valid
666
SPICLK
(clock polarity = 1)
SPICLK
(clock polarity = 0)
3
2
1
4
RM46L450
RM46L850
www.ti.com SPNS184A –SEPTEMBER 2012–REVISED SEPTEMBER 2013
Figure 5-20. SPI Slave Mode External Timing (CLOCK PHASE = 1)
Figure 5-21. SPI Slave Mode Enable Timing (CLOCK PHASE = 1)
Copyright © 2012–2013, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 163
Submit Documentation Feedback
Product Folder Links: RM46L450 RM46L850