Datasheet
Table Of Contents
- 1 Digital Media System-on-Chip (DMSoC)
- Table of Contents
- 2 Revision History
- 3 Device Overview
- 3.1 Device Characteristics
- 3.2 Device Compatibility
- 3.3 ARM Subsystem
- 3.3.1 ARM926EJ-S RISC CPU
- 3.3.2 CP15
- 3.3.3 MMU
- 3.3.4 Caches and Write Buffer
- 3.3.5 Tightly Coupled Memory (TCM)
- 3.3.6 Advanced High-Performance Bus (AHB)
- 3.3.7 Embedded Trace Macrocell (ETM) and Embedded Trace Buffer (ETB)
- 3.3.8 ARM Memory Mapping
- 3.3.9 Peripherals
- 3.3.10 PLL Controller (PLLC)
- 3.3.11 Power and Sleep Controller (PSC)
- 3.3.12 ARM Interrupt Controller (AINTC)
- 3.3.13 System Module
- 3.3.14 Power Management
- 3.4 DSP Subsystem
- 3.5 Memory Map Summary
- 3.6 Pin Assignments
- 3.7 Terminal Functions
- 3.8 Device Support
- 3.9 Documentation Support
- 3.10 Community Resources
- 4 Device Configurations
- 4.1 System Module Registers
- 4.2 Power Considerations
- 4.3 Clock Considerations
- 4.4 Boot Sequence
- 4.5 Configurations At Reset
- 4.6 Configurations After Reset
- 4.7 Multiplexed Pin Configurations
- 4.7.1 Pin Muxing Selection At Reset
- 4.7.2 Pin Muxing Selection After Reset
- 4.7.3 Pin Multiplexing Details
- 4.7.3.1 PCI, HPI, EMIFA, and ATA Pin Muxing
- 4.7.3.2 PWM Signal Muxing
- 4.7.3.3 TSIF0 Input Signal Muxing (Serial/Parallel)
- 4.7.3.4 TSIF0 Output Signal Muxing (Serial/Parallel)
- 4.7.3.5 TSIF1 Input Signal Muxing (Serial Only)
- 4.7.3.6 TSIF1 Output Signal Muxing (Serial Only)
- 4.7.3.7 CRGEN Signal Muxing
- 4.7.3.8 UART0 Pin Muxing
- 4.7.3.9 UART1 Pin Muxing
- 4.7.3.10 UART2 Pin Muxing
- 4.7.3.11 ARM/DSP Communications Interrupts
- 4.7.3.12 Emulation Control
- 4.8 Debugging Considerations
- 5 System Interconnect
- 6 Device Operating Conditions
- 7 Peripheral Information and Electrical Specifications
- 7.1 Parameter Information
- 7.2 Recommended Clock and Control Signal Transition Behavior
- 7.3 Power Supplies
- 7.4 External Clock Input From DEV_MXI/DEV_CLKIN and AUX_MXI/AUX_CLKIN Pins
- 7.5 Clock PLLs
- 7.6 Enhanced Direct Memory Access (EDMA3) Controller
- 7.7 Reset
- 7.8 Interrupts
- 7.9 External Memory Interface (EMIF)
- 7.10 DDR2 Memory Controller
- 7.10.1 DDR2 Memory Controller Electrical Data/Timing
- 7.10.2 DDR2 Interface
- 7.10.2.1 DDR2 Interface Schematic
- 7.10.2.2 Compatible JEDEC DDR2 Devices
- 7.10.2.3 PCB Stackup
- 7.10.2.4 Placement
- 7.10.2.5 DDR2 Keep Out Region
- 7.10.2.6 Bulk Bypass Capacitors
- 7.10.2.7 High-Speed Bypass Capacitors
- 7.10.2.8 Net Classes
- 7.10.2.9 DDR2 Signal Termination
- 7.10.2.10 VREF Routing
- 7.10.2.11 DDR2 CK and ADDR_CTRL Routing
- 7.11 Video Port Interface (VPIF)
- 7.12 Transport Stream Interface (TSIF)
- 7.13 Clock Recovery Generator (CRGEN)
- 7.14 Video Data Conversion Engine (VDCE)
- 7.15 Peripheral Component Interconnect (PCI)
- 7.16 Ethernet MAC (EMAC)
- 7.17 Management Data Input/Output (MDIO)
- 7.18 Host-Port Interface (HPI) Peripheral
- 7.19 USB 2.0 [see Note]
- 7.20 ATA Controller
- 7.21 VLYNQ
- 7.22 Multichannel Audio Serial Port (McASP0/1) Peripherals
- 7.23 Serial Peripheral Interface (SPI)
- 7.24 Universal Asynchronouse Receiver/Transmitter (UART)
- 7.25 Inter-Integrated Circuit (I2C)
- 7.26 Pulse Width Modulator (PWM)
- 7.27 Timers
- 7.28 General-Purpose Input/Output (GPIO)
- 7.29 IEEE 1149.1 JTAG
- 8 Mechanical Packaging and Orderable Information
MTXD0
MTXEN
MCRS
MCOL
MRCLK MRXD7
MRXD6
V
SS
MRXD4
MRXD3
MRXD2
MRXDV
RFTCLK
MRXD1
MRXER
MDIO
MDCLK
DV
DD33
1 2
L
K
J
H
G
F
E
D
C
B
A
3 4 5 6 7 8
1 2 3 4 5 6 7 8
L
K
J
H
G
F
E
D
C
B
A
A B C
D E F
DV
DD33
PCI_AD0/
HD0/
EM_D0
PCI_AD2/
HD2/
EM_D2
PCI_AD4/
HD4/
EM_D4
V
SS
DV
DD33
CV
DD
V
SS
V
SS
PCI_AD9/
HD9/
EM_D9
PCI_CBE0
ATA_CS0
/
/
GP[33]/
EM_A[18]
PCI_AD6/
HD6/
EM_D6
PCI_AD3/
HD3/
EM_D3
PCI_AD1/
HD1/
EM_D1
PCI_AD13/
HD13/
EM_D13
PCI_AD15/
HD15/
EM_D15
PCI_AD11/
HD11/
EM_D11
PCI_PAR/
/HAS
EM_DQM0
PCI_IDSEL/
HDDIR/
EM_R/W
PCI_AD18/
DD2/
HD18/
EM_A[2]
PCI_TRDY/
HHWIL/
EM_A[16]/(ALE)
PCI_AD7/
HD7/
EM_D7
PCI_AD5/
HD5/
EM_D5
PCI_AD10/
HD10/
EM_D10
PCI_AD8/
HD8/
EM_D8
PCI_AD12/
HD12/
EM_D12
PCI_AD24/
DD8/
HD24/
EM_A[8]
PCI_AD20/
DD4/
HD20/
EM_A[4]
PCI_FRAME
HINT
/
/
EM_BA[0]
PCI_STOP
EM_WE
/
HCNTL0/
PCI_AD26/
DD10/
HD26/
EM_A[10]
PCI_CBE2
HDS2
EM_CS2
/
/
PCI_CBE1
ATA_CS1
/
/
GP[32]/
EM_A[19]
PCI_AD14/
HD14/
EM_D14
PCI_PERR
HCS
EM_DQM1
/
/
PCI_AD22/
DD6/
HD22/
EM_A[6]
PCI_AD16/
DD0/
HD16/
EM_A[0]
PCI_AD21/
DD5/
HD21/
EM_A[5]
PCI_AD29/
DD13/
HD29/
EM_A[13]
PCI_AD17/
DD1/
HD17/
EM_A[1]
PCI_SERR
HDS1
EM_OE
/
/
V
SS
PCI_DEVSEL/
HCNTL1/
EM_BA[1]
PCI_AD25/
DD9/
HD25/
EM_A[9]
PCI_AD23/
DD7/
HD23/
EM_A[7]
PCI_AD31/
DD15/
HD31/
EM_A[15]
V
SS
PCI_AD27/
DD11/
HD27/
EM_A[11]
PCI_CBE3
W
EM_CS3
/
HR/ /
PCI_AD19/
DD3/
HD19/
EM_A[3]
PCI_IRDY
HRDY
/
/
EM_A[17]/(CLE)
RSV2RSV1
MTXD1 MTXD2
M M
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
CV
DD
DV
DD33
DV
DD33
V
SS
MRXD5
V
SS
DV
DD33
CV
DD
CV
DD
CV
DD
CV
DD
DV
DD33
V
SS
MRXD0
DV
DD33
TMS320DM6467T
www.ti.com
SPRS605C –JULY 2009–REVISED JUNE 2012
Figure 3-5. Pin Map [Section D]
Copyright © 2009–2012, Texas Instruments Incorporated Device Overview 27
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6467T