Datasheet

Table Of Contents
TMS320DM6467T
www.ti.com
SPRS605C JULY 2009REVISED JUNE 2012
Table 7-50. TSIF0 Registers (continued)
HEX ADDRESS RANGE ACRONYM REGISTER NAME
0x01C1 3058 PID5_FILT_CFG PID5 filter configuration register
0x01C1 305C PID6_FILT_CFG PID6 filter configuration register
0x01C1 3060 BYPASS_CFG Bypass mode configuration register
0x01C1 3064 TX_ATS_INIT Transmit Arrival Time Stamp (ATS) initialization register
0x01C1 3068 TX_ATS_MON Transmit ATS monitor register
0x01C1 306C Reserved
0x01C1 3070 RX_PKT_STAT Receive packet status register
0x01C1 3074 - 0x01C1 307F Reserved
0x01C1 3080 STC_INIT_CTRL System Time Clock (STC) initialization control register
0x01C1 3084 STC_INIT_VAL STC initialization value register
0x01C1 3088 STC_INT0 STC interrupt entry 0 register
0x01C1 308C STC_INT1 STC interrupt entry 1 register
0x01C1 3090 STC_INT2 STC interrupt entry 2 register
0x01C1 3094 STC_INT3 STC interrupt entry 3 register
0x01C1 3098 STC_INT4 STC interrupt entry 4 register
0x01C1 309C STC_INT5 STC interrupt entry 5 register
0x01C1 30A0 STC_INT6 STC interrupt entry 6 register
0x01C1 30A4 STC_INT7 STC interrupt entry 7 register
0x01C1 30A8 - 0x01C1 30BF Reserved
0x01C1 30C0 WRB_CTRL Write ring buffer channel control register
0x01C1 30C4 WRB0_STRT_ADDR Write ring buffer channel 0 start address register
0x01C1 30C8 WRB0_END_ADDR Write ring buffer channel 0 end address register
0x01C1 30CC WRB0_RDPTR Write ring buffer channel 0 read pointer register
0x01C1 30D0 WRB0_SUB Write ring buffer channel 0 subtraction register
0x01C1 30D4 WRB0_WRPTR Write ring buffer channel 0 write pointer register
0x01C1 30D8 - 0x01C1 30DF Reserved
0x01C1 30E0 WRB1_STRT_ADDR Write ring buffer channel 1 start address register
0x01C1 30E4 WRB1_END_ADDR Write ring buffer channel 1 end address register
0x01C1 30E8 WRB1_RDPTR Write ring buffer channel 1 read pointer register
0x01C1 30EC WRB1_SUB Write ring buffer channel 1 subtraction register
0x01C1 30F0 WRB1_WRPTR Write ring buffer channel 1 write pointer register
0x01C1 30F4 - 0x01C1 30FF Reserved
0x01C1 3100 WRB2_STRT_ADDR Write ring buffer channel 2 start address register
0x01C1 3104 WRB2_END_ADDR Write ring buffer channel 2 end address register
0x01C1 3108 WRB2_RDPTR Write ring buffer channel 2 read pointer register
0x01C1 310C WRB2_SUB Write ring buffer channel 2 subtraction register
0x01C1 3110 WRB2_WRPTR Write ring buffer channel 2 write pointer register
0x01C1 3114 - 0x01C1 311F Reserved
0x01C1 3120 WRB3_STRT_ADDR Write ring buffer channel 3 start address register
0x01C1 3124 WRB3_END_ADDR Write ring buffer channel 3 end address register
0x01C1 3128 WRB3_RDPTR Write ring buffer channel 3 read pointer register
0x01C1 312C WRB3_SUB Write ring buffer channel 3 subtraction register
0x01C1 3130 WRB3_WRPTR Write ring buffer channel 3 write pointer register
0x01C1 3134 - 0x01C1 313F Reserved
0x01C1 3140 WRB4_STRT_ADDR Write ring buffer channel 4 start address register
0x01C1 3144 WRB4_END_ADDR Write ring buffer channel 4 end address register
0x01C1 3148 WRB4_RDPTR Write ring buffer channel 4 read pointer register
Copyright © 2009–2012, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 231
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6467T