Datasheet
PRODUCTPREVIEW
TMS320C6472
www.ti.com
SPRS612G–JUNE 2009– REVISED JULY 2011
Table 2-5. Terminal Functions (continued)
SIGNAL
TYPE
(1)
IPD/IPU
(2) (3)
DESCRIPTION
NAME NO.
BED31 B19
BED30 C18
BED29 D17
BED28 B18
BED27 D16
BED26 A17
BED25 D15
BED24 C15
BED23 D14
BED22 A16
BED21 C14
BED20 E13
BED19 B13
BED18 A15
BED17 C12
BED16 A13
I/O/Z DDR2 Memory Controller data bus
BED15 F2
BED14 G5
BED13 D1
BED12 E2
BED11 F4
BED10 F5
BED09 E4
BED08 C1
BED07 E5
BED06 D3
BED05 B2
BED04 C3
BED03 D5
BED02 B3
BED01 C5
BED00 B4
BSDCAS D6 O/Z DDR2 Memory Controller SDRAM column-address strobe
BSDRAS D7 O/Z DDR2 Memory Controller SDRAM row-address strobe
BSDWE E8 O/Z DDR2 Memory Controller SDRAM write-enable
DDR2 Memory Controller SDRAM clock-enable (used for
BSDCKE C6 O/Z
self-refresh mode)
BSDDQS3P C17 I/O/Z
DDR2 Memory Controller data strobe 3 positive/negative
BSDDQS3N B17 I/O/Z
BSDDQS2P D13 I/O/Z
DDR2 Memory Controller data strobe 2 positive/negative
BSDDQS2N C13 I/O/Z
BSDDQS1P E3 I/O/Z
DDR2 Memory Controller data strobe 1 positive/negative
BSDDQS1N F3 I/O/Z
BSDDQS0P D4 I/O/Z
DDR2 Memory Controller data strobe 0 positive/negative
BSDDQS0N C4 I/O/Z
Copyright © 2009–2011, Texas Instruments Incorporated Device Overview 31
Submit Documentation Feedback
Product Folder Link(s) :TMS320C6472