Datasheet
PRODUCTPREVIEW
TMS320C6472
SPRS612G–JUNE 2009– REVISED JULY 2011
www.ti.com
Table 7-94. DMATCU Transmit Channels 0-5 Registers (continued)
HEX ADDRESS RANGE ACRONYM REGISTER NAME
0258 10E0 DXCH_BBASE3 Transmit Channel 3 Memory Base Address Register B
0258 10E4 DXCH_BFALLOC3 Transmit Channel 3 Frame Allocation Register B
0258 10E8 DXCH_BFSIZE3 Transmit Channel 3 Frame Size Register B
0258 10EC DXCH_BFCNT3 Transmit Channel 3 Frame Count Register B
0258 10F0 - 0258 10FC - Reserved
0258 1100 DXCH_ABASE4 Transmit Channel 4 Memory Base Address Register A
0258 1104 DXCH_AFALLOC4 Transmit Channel 4 Frame Allocation Register A
0258 1108 DXCH_AFSIZE4 Transmit Channel 4 Frame Size Register A
0258 110C DXCH_AFCNT4 Transmit Channel 4 Frame Count Register A
0258 1110 - 0258 111C - Reserved
0258 1120 DXCH_BBASE4 Transmit Channel 4 Memory Base Address Register B
0258 1124 DXCH_BFALLOC4 Transmit Channel 4 Frame Allocation Register B
0258 1128 DXCH_BFSIZE4 Transmit Channel 4 Frame Size Register B
0258 112C DXCH_BFCNT4 Transmit Channel 4 Frame Count Register B
0258 1130 - 0258 113C - Reserved
0258 1140 DXCH_ABASE5 Transmit Channel 5 Memory Base Address Register A
0258 1144 DXCH_AFALLOC5 Transmit Channel 5 Frame Allocation Register A
0258 1148 DXCH_AFSIZE5 Transmit Channel 5 Frame Size Register A
0258 114C DXCH_AFCNT5 Transmit Channel 5 Frame Count Register A
0258 1150 - 0258 115C - Reserved
0258 1160 DXCH_BBASE5 Transmit Channel 5 Memory Base Address Register B
0258 1164 DXCH_BFALLOC5 Transmit Channel 5 Frame Allocation Register B
0258 1168 DXCH_BFSIZE5 Transmit Channel 5 Frame Size Register B
0258 116C DXCH_BFCNT5 Transmit Channel 5 Frame Count Register B
0258 1170 - 0258 117C - Reserved
Table 7-95. DMATCU Receive Channels 0-5 Registers
HEX ADDRESS RANGE ACRONYM REGISTER NAME
0258 1800 DRCH_ABASE0 Receive Channel 0 Memory Base Address Register A
0258 1804 DRCH_AFALLOC0 Receive Channel 0 Frame Allocation Register A
0258 1808 DRCH_AFSIZE0 Receive Channel 0 Frame Size Register A
0258 180C DRCH_AFCNT0 Receive Channel 0 Frame Count Register A
0258 1810 - 0258 181C - Reserved
0258 1820 DRCH_BBASE0 Receive Channel 0 Memory Base Address Register B
0258 1824 DRCH_BFALLOC0 Receive Channel 0 Frame Allocation Register B
0258 1828 DRCH _BFSIZE0 Receive Channel 0 Frame Size Register B
0258 182C DRCH _BFCNT0 Receive Channel 0 Frame Count Register B
0258 1830 - 0258 183C - Reserved
0258 1840 DRCH_ABASE1 Receive Channel 1 Memory Base Address Register A
0258 1844 DRCH_AFALLOC1 Receive Channel 1 Frame Allocation Register A
0258 1848 DRCH_AFSIZE1 Receive Channel 1 Frame Size Register A
0258 184C DRCH_AFCNT1 Receive Channel 1 Frame Count Register A
0258 1850 - 0258 185C - Reserved
0258 1860 DRCH_BBASE1 Receive Channel 1 Memory Base Address Register B
0258 1864 DRCH_BFALLOC1 Receive Channel 1 Frame Allocation Register B
0258 1868 DRCH _BFSIZE1 Receive Channel 1 Frame Size Register B
0258 186C DRCH _BFCNT1 Receive Channel 1 Frame Count Register B
210 C64x+ Peripheral Information and Electrical Specifications Copyright © 2009–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s) :TMS320C6472