Datasheet
www.ti.com
SWITCHING CHARACTERISTICS
TMDS442
SLLS757A – AUGUST 2006 – REVISED MARCH 2007
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
TMDS DIFFERENTIAL PINS (Y/Z)
t
PLH
Propagation delay time, low-to-high-level output 250 800 ps
t
PHL
Propagation delay time, high-to-low-level output 250 800 ps
t
r
Differential output signal rise time (20% - 80%) 80 240 ps
t
f
Differential output signal fall time (20% - 80%) 80 240 ps
See Figure 4 , AV
CC
= 3.3 V,
t
sk(p)
Pulse skew (|t
PHL
– t
PLH
|)
(2)
50 ps
R
T
= 50 Ω
t
sk(D)
Intra-pair differential skew, see Figure 7 75 ps
t
sk(o)
Inter-pair channel-to-channel output skew
(3)
150 ps
t
sk(bb)
Bank-to-bank skew 300 ps
t
sk(pp)
Part-to-part skew
(4)
1 ns
t
en
Enable time 20 ns
See Figure 8
t
dis
Disable time 20 ns
t
sx
TMDS Switch time 20 ns
t
jit(pp)
Peak-to-peak output jitter from Y/Z(1), residual jitter See Figure 9 , Ai/Bi(1) = 165-MHz clock, 10 30 ps
Ai/Bi(2:4) = 1.65-Gbps HDMI pattern,
PRE = low
t
jit(pp)
Peak-to-peak output jitter from Y/Z(2:4), residual jitter 48 74 ps
Input: 5m 28AWG HDMI cable,
Output: 3-Inch 8-mil trace width
t
jit(pp)
Peak-to-peak output jitter from Y/Z(1), residual jitter See Figure 9 , Ai/Bi(1) = 225-MHz clock, 18 33 ps
Ai/Bi(2:4) = 2.25-Gbps HDMI pattern,
PRE = low
t
jit(pp)
Peak-to-peak output jitter from Y/Z(2:4), residual jitter 56 71 ps
Input: 5m 28AWG HDMI cable,
Output: 3-Inch 8-mil trace width
CONTROL AND STATUS PINS (HPD_SINK, HPD, 5V_PWR, 5V_SINK)
t
pd(HPD)
Propagation delay time 15 ns
t
pd(5V)
Propagation delay time 15 ns
See Figure 8
t
sx(HPD)
HPD Switch time 15 ns
C
L
= 10 pF, C
L(DDC)
= 100 pF
t
sx(5V)
5-V Power switch time 15 ns
t
sx
DDC Switch time 1 μ s
DDC I/O PINS (SCL, SCL_SINK, SDA, SDA_SINK)
Propagation delay time, low-to-high-level output
t
PLH
204 459 ns
SCL_SINK/SDA_SINK to SCL/SDA
Propagation delay time, high-to-low-level
t
PHL
35 140 ns
outputSCL_SINK/SDA_SINK to SCL/SDA
Propagation delay time, low-to-high-level output SCL/SDA to
t
PLH
194 351 ns
SCL_SINK/SDA_SINK
See Figure 11 , OVS = NC
Propagation delay time, high-to-low-level output SCL/SDA to
t
PHL
35 140 ns
SCL_SINK/SDA_SINK
t
r
Output signal rise time, SCL_SINK/SDA_SINK 500 800 ns
t
f
Output signal fall time, SCL_SINK/SDA_SINK 20 72 ns
t
r
Output signal rise time, SCL/SDA 796 999 ns
t
f
Output signal fall time, SCL/SDA 20 72 ns
t
set
Enable to start condition 100 ns
See Figure 12
t
hold
Enable after stop condition 100 ns
(1) All typical values are at 25 ° C and with a 3.3-V supply.
(2) t
sk(p)
is the magnitude of the time difference between t
PLH
and t
PHL
of a specified terminal.
(3) t
sk(o)
is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when
inputs are tied together.
(4) t
sk(pp)
is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of two devices, or
between channel 1 of two devices, when both devices operate with the same source, the same supply voltages, at the same
temperature, and have identical packages and test circuits.
10 Submit Documentation Feedback Copyright © 2006 – 2007, Texas Instruments Incorporated
Product Folder Link(s): TMDS442