Datasheet

-13

-12

-11

-10

-9

-8

-7

-6

-5

-4

-3

-2

-1

0 250 500 750 1000 1250 1500 1750 2000

f-Frequency-MHz

Loss-dB

spec

EQ=Low

3m30 AWGcable

TMDS351

www.ti.com

SLLS840B –MAY 2007– REVISED JULY 2011

APPLICATION INFORMATION

Supply Voltage

The TMDS351 is powered up with two different power sources. One is 3.3-V V

for the TMDS circuitry, and the

other is 5-V V

for HPD, DDC, and most of the control logic. It is recommended to provide the same 3.3-V

power source to the TMDS circuitry of the TMDS351 and its output termination voltage. This minimizes the

leakage current from the ESD protection circuitry. When the digital television (DTV) is in standby mode operation,

the same common 3.3-V power source can be turned on or off. Either way will minimize the leakage current in

the device, and in the receiver connected at the output where the termination is integrated.

TMDS Inputs

Selectable frequency response equalization circuitries are provided to all twelve differential input to support short

range and long range cable connections. The frequency response compensation curves and target cable losses

are shown in Figure 14 and Figure 15.

Figure 14. Frequency Response Compensation Curve at EQ = L