Datasheet

TMDS261B
SLLS987A –SEPTEMBER 2009–REVISED JULY 2011 www.ti.com
Step 8 7 6 5 4 3 2 1 0
I
2
C general address (master) 0 1 0 1 1 0 0 1
Step 9 8
I
2
C acknowledge (slave) A
Step 10 7 6 5 4 3 2 1 0
I
2
C read data (slave) Data Data Data Data Data Data Data Data
Where Data is determined by the logic values contained in the internal registers.
Step 11A 8
I
2
C acknowledge (master) A
If Step 11A is executed, go to step 10. If Step 11B is executed, go to Step 12.
Step 11B 8
I
2
C not acknowledge (master) A
Step 12 0
I
2
C stop (master) P
Table 8. I
2
C Register 0x01 Lookup Table
BIT VALUE STATE DEFAULT DESCRIPTION
7:6 Bit 7 Bit 6 Port Select I
2
C Mode
1 1 X Port 1 is selected as the active port; HPD on non-selected ports is low. HPD1 can go low, high
or high-Z.
1 0 Port 2 is selected as the active port; HPD on non-selected ports is low. HPD2 can go low, high
or high-Z.
0 0 Disallowed (indeterminate state, all terminations are disconnected)
0 1 Standby mode: HPD[1:2] follows HPD_SINK.
5:4 Bit 4 Bit 3 OVS Control
0 0 OVS2: DDC sink-side V
OL
and V
IL
offset range 2: V
IL2 (max)
: 0.4 V, V
OL2 (max)
: 0.6 V
0 1 X OVS3: DDC sink-side V
OL
and V
IL
offset range 3: V
IL3 (max)
: 0.3 V, V
OL3 (max)
: 0.5 V
1 1 OVS1: DDC sink-side V
OL
and V
IL
offset range 1: V
IL1 (max)
: 0.4 V, V
OL1 (max)
: 0.7 V
3:2 Bit 3 Bit 2 Output Edge Rate Control
1 1 Fastest TMDS output rise and fall time setting + 120 ps approximately (slowest rise and fall
time setting)
1 0 Fastest TMDS output rise and fall time setting + 100 ps approximately
0 1 Fastest TMDS output rise and fall time setting + 50 ps approximately
0 0 X Fastest TMDS output rise and fall time setting
1:0 Bit 1 Bit 0 Power Mode
1 0 Device enters low-power mode.
1 1 Device enters low-power mode.
0 1 Reserved
0 0 X Device is in normal-power mode.
40 Copyright © 2009–2011, Texas Instruments Incorporated