Datasheet
TMDS141
SLLS737D –JUNE 2006–REVISED SEPTEMBER 2011
www.ti.com
SWITCHING CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
TMDS DIFFERENTIAL PINS (TX/TXC)
t
PLH
Propagation delay time, low-to-high-level output 100 500 ps
t
PHL
Propagation delay time, high-to-low-level output 100 500 ps
t
r
Differential output signal rise time (20% - 80%) 75 240 ps
t
f
Differential output signal fall time (20% - 80%) 75 240 ps
See Figure 3, AV
CC
= 3.3 V,
R
T
= 50 Ω
t
sk(p)
Pulse skew (|t
PHL
– t
PLH
|)
(2)
50 ps
t
sk(D)
Intra-pair differential skew, see Figure 6 35 ps
t
sk(o)
Inter-pair channel-to-channel output skew
(3)
80 ps
t
sk(pp)
Part-to-part skew
(4)
200 ps
t
en
Enable time 10 ns
See Figure 7
t
dis
Disable time 10 ns
t
jit(pp)
Peak-to-peak output jitter from TXC, residual jitter
(5)
See Figure 8, RXC = 165-MHz clock, 14 30 ps
RX = 1.65-Gbps HDMI pattern,
Input: 5m 28AWG HDMI cable,
t
jit(pp)
Peak-to-peak output jitter from TX0 - TX2, residual jitter
(5)
30 88 ps
Output: 1m 28AWG HDMI cable, PRE = high
t
jit(pp)
Peak-to-peak output jitter from TXC, residual jitter
(5)
See Figure 8, RXC = 225-MHz clock, 25
RX = 2.25-Gbps HDMI pattern,
ps
Input: 5m 28AWG HDMI cable,
t
jit(pp)
Peak-to-peak output jitter from TX0 - TX2, residual jitter
(5)
42 88
Output: 1m 28AWG HDMI cable, PRE = high
I2C PINS (RSCL, RSDA, TSCL, TSDA)
Propagation delay time, low-to-high-level output 204
t
PLH
459 ns
TSCL/TSDA to RSCL/RSDA
Propagation delay time, high-to-low-level output 35
t
PHL
120 ns
TSCL/TSDA to RSCL/RSDA
Propagation delay time, low-to-high-level output 194
t
PLH
351 ns
RSCL/RSDA to TSCL/TSDA
See Figure 9, OVS = NC
Propagation delay time, high-to-low-level output 35
t
PHL
120 ns
RSCL/RSDA to TSCL/TSDA
t
r
TSCL/TSDA Output signal rise time 500 800 ns
t
f
TSCL/TSDA Output signal fall time 30 72 ns
t
r
RSCL/RSDA Output signal rise time 796 999 ns
t
f
RSCL/RSDA Output signal fall time 20 72 ns
t
set
Enable to start condition 100 ns
See Figure 10
t
hold
Enable after stop condition 100 ns
(1) All typical values are at 25°C and with a 3.3-V supply.
(2) t
sk(p)
is the magnitude of the time difference between t
PLH
and t
PHL
of a specified terminal.
(3) t
sk(o)
is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when
inputs are tied together.
(4) t
sk(pp)
is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of two devices, or
between channel 1 of two devices, when both devices operate with the same source, the same supply voltages, at the same
temperature, and have identical packages and test circuits.
(5) Jitter specifications are ensured by design and characterization and measured in BER
-12
8 Submit Documentation Feedback Copyright © 2006–2011, Texas Instruments Incorporated
Product Folder Link(s): TMDS141