Datasheet

EN
GND
V
IN
V
OUT
2
1
A B
TLV705
TLV705P
www.ti.com SBVS151C –DECEMBER 2010–REVISED OCTOBER 2012
PIN CONFIGURATION
YFF, YFP PACKAGES
WCSP-4
(TOP VIEW)
Table 1. Pin Descriptions
TLV705
NAME PIN # DESCRIPTION
GND A1 Ground pin
Enable pin.
EN A2 Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown
mode, thus reducing operating current to 1 μA, nominal.
Regulated output voltage pin.
V
OUT
B1 A small 1-μF ceramic capacitor is required to be placed from this pin to ground to assure stability. See
the Input and Output Capacitor Requirements section for more details.
Input pin.
V
IN
B2 A small 1-μF ceramic capacitor is recommended to be placed from this pin to ground for good transient
performance. See the Input and Output Capacitor Requirements section for more details.
Copyright © 2010–2012, Texas Instruments Incorporated Submit Documentation Feedback 5