Datasheet

÷
÷
ø
ö
ç
ç
è
æ
+×
×
=
21
11
252
1
RRpF
f
pole
p
pFR
f
zero
252
1
1
××
=
p
CL
f
LC
×
=
p2
1
TLV62130
PVIN
AVIN
EN
SS/TR
DEF
FSW
SW
VOS
PG
FB
AGND
PGND
TLV62130
PVIN
AVIN
EN
SS/TR
DEF
FSW
SW
VOS
PG
FB
AGND
PGND
R1
R2
VOUT1
VOUT2
TLV62130, TLV62130A
SLVSB74B FEBRUARY 2012REVISED JUNE 2013
www.ti.com
spacing
Figure 39. Sequence for Ratiometric and Simultaneous Startup
The resistive divider of R1 and R2 can be used to change the ramp rate of VOUT2 faster, slower or the same as
VOUT1.
A sequential startup is achieved by connecting the PG pin of VOUT1 to the EN pin of VOUT2. Ratiometric start
up sequence happens if both supplies are sharing the same soft start capacitor. Equation 10 calculates the soft
start time, though the SS/TR current has to be doubled. Details about these and other tracking and sequencing
circuits are found in SLVA470.
Note: If the voltage at the FB pin is below its typical value of 0.8V, the output voltage accuracy may have a wider
tolerance than specified.
Output Filter And Loop Stability
The TLV62130 is internally compensated to be stable with L-C filter combinations corresponding to a corner
frequency to be calculated with Equation 12:
(12)
Proven nominal values for inductance and ceramic capacitance are given in Table 1 and are recommended for
use. Different values may work, but care has to be taken on the loop stability which will be affected. More
information including a detailed LC stability matrix can be found in SLVA463.
The TLV62130 device includes an internal 25pF feedforward capacitor, connected between the VOS and FB
pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors
of the feedback divider, per equation Equation 13 and Equation 14:
spacing
(13)
spacing
(14)
20 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: TLV62130 TLV62130A