Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - DC/DC voltage regulator Holder WSON 8

100

Efficiency - %

0 0.25 0.5 0.75 1 1.25 1.5 1.75 2

I - Load Current - A

V = 4.2 V

V = 5 V

V = 3.7 V

L = 1.2 H (NRG4026T 1R2),

C = 22 F (0603 size),

V = 3.3 V,

Mode: Auto PFM/PWM

OUT

TYPICAL APPLICATION CIRCUIT

1.0 H

10 F

OUT

V = 2.9 V to 5.5 V

22 pF

180 k

360 k

PVIN

PGND

TLV62065

AVIN

AGND

1.8 V 2 A

OUT

MODE

TLV62065

www.ti.com

SLVSAC4A –NOVEMBER 2010–REVISED JULY 2012

3-MHz 2A Step Down Converter in 2x2 SON Package

Check for Samples: TLV62065

FEATURES

DESCRIPTION

• V

Range from 2.9V to 5.5V

The TLV62065 is a high efficient synchronous step

• Up to 97% Efficiency

down DC-DC converter. It provides up to 2.0A output

• Power Save Mode / 3MHz Fixed PWM Mode

current.

• Output Voltage Accuracy in PWM Mode ±2.0%

With an input voltage range of 2.9V to 5.5V the

• Output Capacitor Discharge Function

device is a perfect fit for power conversion from a 5V

or 3.3V system supply rail. The TLV62065 operates

• Typical 18 µA Quiescent Current

at 3MHz fixed frequency and enters Power Save

• 100% Duty Cycle for Lowest Dropout

Mode operation at light load currents to maintain high

• For Improved Feature Set See TPS62065

efficiency over the entire load current range. For low

noise applications, TLV62065 can be forced into fixed

• Available in a 2x2x0.75mm SON

frequency PWM mode by pulling the MODE pin high.

APPLICATIONS

In the shutdown mode, the current consumption is

reduced to less than 1µA and an internal circuit

• Point Of Load (POL)

discharges the output capacitor.

• Notebooks, Pocket PCs

TLV62065 operates with a 1.0µH inductor and 10µF

• Portable Media Players

output capacitor.

• Set Top Box

The TLV62065 is available in a small 2x2x0.75mm 8-

pin SON package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (27 pages)

PAGE 1
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 3-MHz 2A Step Down Converter in 2x2 SON Package Check for Samples: TLV62065 FEATURES 1 • • • • • • • • • 2 DESCRIPTION VIN Range from 2.9V to 5.5V Up to 97% Efficiency Power Save Mode / 3MHz Fixed PWM Mode Output Voltage Accuracy in PWM Mode ±2.0% Output Capacitor Discharge Function Typical 18 µA Quiescent Current 100% Duty Cycle for Lowest Dropout For Improved Feature Set See TPS62065 Available in a 2x2x0.
PAGE 2
TLV62065 SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
PAGE 3
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 RECOMMENDED OPERATING CONDITIONS MIN AVIN , PVIN Supply voltage NOM 2.9 MAX 5.5 Output current capability 2000 UNIT V mA Output voltage range for adjustable voltage 0.8 VIN V L Effective Inductance Range 0.7 1.0 1.6 µH COUT Effective Output Capacitance Range 4.
PAGE 4
TLV62065 SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 www.ti.com ELECTRICAL CHARACTERISTICS Over full operating ambient temperature range, typical values are at TA = 25°C. Unless otherwise noted, specifications apply for condition VIN = EN = 3.6V. External components CIN = 10μF 0603, COUT = 10μF 0603, L = 1.0μH, see the parameter measurement information.
PAGE 5
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 PIN ASSIGNMENTS TERMINAL FUNCTIONS TERMINAL NO. SON 2x2-8 I/O PGND 1 PWR GND supply pin for the output stage. SW 2 OUT This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor. AGND 3 IN Analog GND supply pin for the control circuit. FB 4 IN Feedback pin for the internal regulation loop.
PAGE 6
TLV62065 SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 www.ti.com FUNCTIONAL BLOCK DIAGRAM AVIN PVIN Current Limit Comparator Undervoltage Lockout 1.8V Thermal Shutdown Limit High Side PFM Comparator Reference 0.6V VREF FB VREF Softstart VOUT RAMP CONTROL Gate Driver Anti Shoot-Through Control Stage Error Amp. VREF SW Integrator FB Zero-Pole AMP. PWM Comp.
PAGE 7
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 TYPICAL CHARACTERISTICS Table 1. Table of Graphs FIGURE η Efficiency Output Voltage Accuracy Load Current, VOUT = 1.2 V, Auto PF//PWM Mode, Linear Scale Figure 1 Load Current, VOUT = 1.8 V, Auto PFM/PWM Mode, Linear Scale Figure 2 Load Current, VOUT = 3.3 V, PFM/PWM Mode, Linear Scale Figure 3 Load Current, VOUT = 1.8 V, Auto PFM/PWM Mode vs. Forced PWM Mode, Logarithmic Scale Figure 4 Load Current, VOUT = 1.
PAGE 8
TLV62065 SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 www.ti.com EFFICIENCY vs LOAD CURRENT 100 EFFICIENCY vs LOAD CURRENT 100 VIN = 3.7 V Auto PFM/PWM Mode 95 90 90 VIN = 4.2 V 80 VIN = 5 V 70 Efficiency - % Efficiency - % 85 80 75 70 L = 1.2 mH (NRG4026T 1R2), COUT = 22 mF (0603 size), VOUT = 3.3 V, Mode: Auto PFM/PWM 60 55 VIN = 3.3 V VIN = 3.6 V VIN = 4.2 V VIN = 5 V 50 40 0.25 0.5 0.75 1 1.25 1.5 IL - Load Current - A 1.75 20 0 0.001 2 0.01 0.
PAGE 9
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 SHUTDOWN CURRENT vs INPUT VOLTAGE AND AMBIENT TEMPERATURE QUIESCENT CURRENT vs INPUT VOLTAGE 25 TA = 85°C TA = 85°C 20 0.75 Iq - Quiesent Current - mA ISHDN - Shutdown Current - mA 1 0.50 TA = 25°C 0.25 3 3.5 4 4.5 5 VI - Input Voltage - V 5.5 TA = -40°C 10 0 2.5 6 3 3.5 4 4.5 5 VI - Input Voltage - V 6 Figure 8. OSCILLATOR FREQUENCY vs INPUT VOLTAGE STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs INPUT VOLTAGE 0.
PAGE 10
TLV62065 SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 www.ti.com STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs INPUT VOLTAGE RDISCHARGE vs INPUT VOLTAGE 0.2 600 0.18 500 0.16 400 TJ = 25°C 0.12 RDischarge - W RDSON - W VO = 3.3 V TJ = 85°C 0.14 TJ = -40°C 0.1 0.08 VO = 1.8 V 300 200 0.06 VO = 1.2 V 0.04 100 0.02 0 2.5 3 3.5 4 4.5 5 VI - Input Voltage - V 5.5 6 0 2.5 3 Figure 11. High-Side Switch 3.5 4 4.5 5 VI - Input Voltage - V 5.5 6 Figure 12.
PAGE 11
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 VOUT100 mV/Div VOUT100 mV/Div SW 2V/Div SW 2V/Div ICOIL1A/Div ICOIL1A/Div VIN = 3.6 V, VOUT = 1.2 V, IOUT = 0.2 A to 1 A MODE = VIN ILOAD500 mA/Div VIN = 3.6 V, VOUT = 1.2 V, IOUT = 20 mA to 250 mA ILOAD500 mA/Div Time Base - 10 µs/Div Time Base - 10 µs/Div Figure 15. Load Transient Response PWM Mode 0.2A To 1A Figure 16. Load Transient PFM Mode 20 mA to 250mA VIN = 3.6 V to 4.2 V, VOUT = 1.8 V, IOUT = 500 mA L = 1.
PAGE 12
TLV62065 SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 www.ti.com 2 V/Div 500 mV/Div 1 V/Div 2 A/Div 500 mA/Div VIN = 3.6 V to 4.2 V, VOUT = 1.8 V, IOUT = 50 mA, 50 mV/Div L = 1.2 mH, COUT = 10 mF VIN = 3.6 V, L = 1.2 mH, VOUT = 1.8 V, COUT = 10 mF Load = 2R2 500 mA/Div Time Base - 100 ms/Div Time Base - 100 ms/Div Figure 19. Line Transient PFM Mode EN 1 V/Div Figure 20. Startup Into Load – VOUT 1.8V VIN = 3.6 V, VOUT = 1.
PAGE 13
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 DETAILED DESCRIPTION OPERATION The TLV62065 step down converter operates with typically 3MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents the converter can automatically enter Power Save Mode and operates then in PFM (Pulse Frequency Mode) mode.
PAGE 14
TLV62065 SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 www.ti.com Output voltage Voltage Positioning Vout +1% PFM Comparator threshold Light load PFM Mode Vout (PWM) moderate to heavy load PWM Mode Figure 22. Power Save Mode Operation with automatic Mode transition 100% Duty Cycle Low Dropout Operation The device starts to enter 100% duty cycle mode as the input voltage comes close to the nominal output voltage.
PAGE 15
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 Connecting this pin to GND enables the Power Save Mode with automatic transition between PWM and PFM mode. Pulling the MODE pin high forces the converter to operate in fixed frequency PWM mode even at light load currents. This allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads.
PAGE 16
TLV62065 SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 www.ti.com APPLICATION INFORMATION VIN = 2.9 V to 5.5 V TLV62065 PVIN CIN 10 µF VOUT = 1.8 V up to 2 A SW R1 360 kΩ AVIN EN MODE AGND PGND L 1.0 mH FB Cff 22 pF COUT 10 µF R2 180 kΩ Figure 23. TLV62065 1.8V Adjustable Output Voltage Configuration OUTPUT VOLTAGE SETTING The output voltage can be calculated to: V OUT + VREF ǒ R 1) 1 R2 Ǔ with an internal reference voltage VREF typically 0.6V.
PAGE 17
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR) The internal compensation network of TLV62065 is optimized for a LC output filter with a corner frequency of: fc = 1 2 ´ p ´ (1μH ´ 10μF) = 50kHz The part operates with nominal inductors of 1.0µH to 1.2 µH and with 10µF to 22µF small X5R and X7R ceramic capacitors. Please refer to the lists of inductors and capacitors. The part is optimized for a 1.
PAGE 18
TLV62065 SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 www.ti.com In case additional ceramic capacitors in the supplied system are connected to the output of the DC/DC converter, the output capacitor COUT need to be decreased in order not to exceed the recommended effective capacitance range. In this case a loop stability analysis must be performed as described later.
PAGE 19
TLV62065 www.ti.com SLVSAC4A – NOVEMBER 2010 – REVISED JULY 2012 Mode Enable LAYOUT CONSIDERATIONS VIN GND CIN COUT R2 R1 CFF GND L VOUT Figure 24. PCB Layout As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance.
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.
PAGE 21
PACKAGE OPTION ADDENDUM www.ti.
PAGE 22
PACKAGE MATERIALS INFORMATION www.ti.com 7-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TLV62065DSGR WSON DSG 8 3000 180.0 8.4 2.3 2.3 1.15 4.0 8.0 Q2 TLV62065DSGT WSON DSG 8 250 180.0 8.4 2.3 2.3 1.15 4.0 8.
PAGE 23
PACKAGE MATERIALS INFORMATION www.ti.com 7-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TLV62065DSGR WSON DSG 8 3000 210.0 185.0 35.0 TLV62065DSGT WSON DSG 8 250 210.0 185.0 35.
PAGE 24
PAGE 25
PAGE 26
PAGE 27
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.