Datasheet

www.ti.com

DATA FORMAT

LAYOUT CONSIDERATIONS

TLV5633C

TLV5633I

SLAS190C – MARCH 1999 – REVISED SEPTEMBER 2006

The TLV5633 writes data either to one of the DAC holding latches or to the control register depending on the

address bits A1 and A0.

ADDRESS BITS

A1 A0 REGISTER

0 0 DAC LSW holding

0 1 DAC MSW holding

1 0 Reserved

1 1 Control

The following table lists the meaning of the bits within the control register.

D7 D6 D5 D4 D3 D2 D1 D0

X X X REF1 REF0 RLDAC PWR SPD

(1)

(1) Default values: X = Don't Care

SPD: Speed control bit 1 → fast mode 0 → slow mode

PWR: Power control bit 1 → power down 0 → normal operation

RLDAC: Load DAC latch 1 → latch transparent 0 → DAC latch controlled by LDAC pin

REF1 and REF0 determine the reference source and the reference voltage.

REFERENCE BITS

REF1 REF0 REFERENCE

0 0 External

0 1 1.024 V

1 0 2.048 V

1 1 External

If an external reference voltage is applied to the REF pin, external reference must be selected.

To achieve the best performance, it is recommended to have separate power planes for GND, AV

, and DV

Figure 13 shows how to lay out the power planes for the TLV5633. As a general rule, digital and analog signals

should be separated as wide as possible. To avoid crosstalk, analog and digital traces must not be routed in

parallel. The two positive power planes (AV

and DV

) should be connected together at one point with a

ferrite bead.

A 100-nF ceramic low series inductance capacitor between DV

and GND and a 1-µF tantalum capacitor

between AV

and GND placed as close as possible to the supply pins are recommended for optimal

performance.

Submit Documentation Feedback