Datasheet


      
      
SLAS235B − JULY 1999 − REVISED APRIL 2004
5
WWW.TI.COM
electrical characteristics over recommended operating conditions (unless otherwise noted)
(Continued)
reference pin configured as input (REF)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
I
Input voltage 0 V
DD−1.5
V
R
I
Input resistance 10 M
C
I
Input capacitance 5 pF
Reference input bandwidth
REF = 0.2 V
pp
+ 1.024 V dc
Fast 1.3 MHz
Reference input bandwidth
REF = 0.2 V
pp
+ 1.024 V dc
Slow 525 kHz
Reference feedthrough REF = 1 V
pp
at 1 kHz + 1.024 V dc (see Note 10) −80 dB
NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.
digital inputs
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
I
IH
High-level digital input current V
I
= V
DD
1 µA
I
IL
Low-level digital input current V
I
= 0 V −1 µA
C
i
Input capacitance 8 pF
analog output dynamic performance
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
s(FS)
Output settling time, full scale
R
L
= 10 k
,C
L
= 100 pF,
Fast 1 3
s
t
s(FS)
Output settling time, full scale
R
L
= 10 k,C
L
= 100 pF,
See Note 11
Slow 3.5 7
µs
t
s(CC)
Output settling time, code to code
R
L
= 10 k
,C
L
= 100 pF,
Fast 0.5 1.5
s
t
s(CC)
Output settling time, code to code
R
L
= 10 k,C
L
= 100 pF,
See Note 12
Slow 1 2
µs
SR
Slew rate
R
L
= 10 k
,C
L
= 100 pF,
Fast 8
V/ s
SR Slew rate
R
L
= 10 k,C
L
= 100 pF,
See Note 13
Slow 1.5
V/µs
Glitch energy
DIN = 0 to 1, f
CLK
= 100 kHz,
CS
= V
DD
5 nV−S
SNR Signal-to-noise ratio 53 57
S/(N+D) Signal-to-noise + distortion
f
s
= 480 kSPS, f
out
= 1 kHz,
48 47
dB
THD Total harmonic distortion
f
s
= 480 kSPS, f
out
= 1 kHz,
R
L
= 10 k,C
L
= 100 pF
−50 −48
dB
Spurious free dynamic range
R
L
= 10 k ,C
L
= 100 pF
50 62
NOTES: 11. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change
of 0x020 to 0xFDFand 0xFDF to 0x020 respectively. Not tested, assured by design.
12. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change
of one count. Not tested, assured by design.
13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.