Datasheet

 
      
   
SLAS231B − JUNE 1999 − REVISED APRIL 2004
13
WWW.TI.COM
APPLICATION INFORMATION
TLV5623 interfaced to TMS320C203 DSP
hardware interfacing
Figure 17 shows an example how to connect the TLV5623 to a TMS320C203 DSP. The serial interface of the
TLV5623 is ideally suited to this configuration, using a maximum of four wires to make the necessary
connections. In applications where only one synchronous serial peripheral is used, the interface can be
simplified even further by pulling CS
low all the time as shown in the figure.
FS
DIN
SCLK
OUT
REFIN
CS
AGND
V
DD
REF
FS
DX
CLKX
TMS320C203 TLV5623
R
LOAD
Figure 17. TLV5623 to DSP Interface
TLV5623 interfaced to MCS51

microcontroller
hardware interfacing
Figure 18 shows an example of how to connect the TLV5623 to an MCS51

compatible microcontroller. The
serial DAC input data and external control signals are sent via I/O port 3 of the controller. The serial data is sent
on the RxD line, with the serial clock output on the TxD line. P3.4 and P3.5 are configured as outputs to provide
the chip select and frame sync signals for the TLV5623.
SDIN
SCLK
CS
OUT
REFIN
AGND
REF
RxD
TxD
P3.4
MCS51

Controller TLV5623
FS
P3.5
V
DD
R
LOAD
Figure 18. TLV5623 to MCS51

Controller Interface
MCS is a registered trademark of Intel Corporation