Datasheet
AUDIO DATA SERIAL INTERFACE TIMING DIAGRAM
ts
(DI)
th
(DI)
WCLK
BCLK
SDIN
td
(WS)
TLV320DAC32
www.ti.com
........................................................................................................................................ SLAS506B – NOVEMBER 2006 – REVISED DECEMBER 2008
ELECTRICAL CHARACTERISTICS (continued)
At 25C, AVDD_DAC, DRVDD, IOVDD = 3.3 V, DVDD = 1.8 V, Fs = 48 kHz, 16-bit audio data (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
AVDD_DAC+DRVDD 4.3
Current DVDD 2 mA
Fs = 48 kHz, DAC = on, Analog Mixer
DAC +
IOVDD 0.015
= off, Single-Ended Headphone Driver
Headphone
= on, PLL = off, LDO = off, DAC direct
AVDD_DAC+DRVDD 14.2
amplifier
(analog mixer bypassed)
Power DVDD 3.6 mW
IOVDD 0.05
AVDD_DAC+DRVDD 4.99
Current DVDD 2.07 mA
DAC +
Analog Fs = 48 kHz, DAC = on, Analog Mixer
IOVDD 0.015
Mixer + = on, Single-Ended Headphone Driver
AVDD_DAC+DRVDD 16.5
Headphone = on, PLL = off, LDO = off
amplifier
Power DVDD 3.73 mW
IOVDD 0.05
AVDD_DAC+DRVDD 6.08
Current DVDD 2.81 mA
DAC + PLL
+ Analog Fs = 48 kHz, DAC = on, Analog Mixer
IOVDD 0.016
Mixer + = on, Single-Ended Headphone Driver
AVDD_DAC+DRVDD 20.06
Headphone = on, PLL = on, LDO = off
amplifier
Power DVDD 5.06 mW
IOVDD 0.05
AVDD_DAC+DRVDD 2
Current DVDD 0 mA
IOVDD 0
LDO All circuit blocks = off
AVDD_DAC+DRVDD 6.6
Power DVDD 0 mW
IOVDD 0
AVDD_DAC+DRVDD 0.1
Current DVDD 0.5 µ A
IOVDD 0.1
All supply voltages applied, all blocks
Power down
programmed in lowest power state
AVDD_DAC+DRVDD 0.33
Power DVDD 0.9 µ W
IOVDD 0.33
Figure 1. I
2
S/LJF/RJF Timing in Master Mode
Copyright © 2006 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): TLV320DAC32