Datasheet

www.ti.com
TLV320AIC34
SLAS538A – OCTOBER 2007 – REVISED NOVEMBER 2007
Page 0 / Register 73: LINE2LP_x and LINE2LM_x to MONO_LOP_x and MONO_LOM_x Volume Control
Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 LINE2LP_x and LINE2LM_x Output Routing Control
0: LINE2LP_x and LINE2LM_x is not routed to MONO_LOP_x and MONO_LOM_x.
1: LINE2LP_x and LINE2LM_x is routed to MONO_LOP_x and MONO_LOM_x.
D6 – D0 R/W 000 0000 LINE2LP_x and LINE2LM_x to MONO_LOP_x and MONO_LOM_x Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 7 .
Page 0 / Register 74: PGA_LP_x and PGA_LM_x to MONO_LOP_x and MONO_LOM_x Volume Control
Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_LP_x and PGA_LM_x Output Routing Control
0: PGA_LP_x and PGA_LM_x is not routed to MONO_LOP_x and MONO_LOM_x.
1: PGA_LP_x and PGA_LM_x is routed to MONO_LOP_x and MONO_LOM_x.
D6 – D0 R/W 000 0000 PGA_LP_x and PGA_LM_x to MONO_LOP_x and MONO_LOM_x Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 7 .
Page 0 / Register 75: DAC_L1 to MONO_LOP_x and MONO_LOM_x Volume Control Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_L1 Output Routing Control
0: DAC_L1 is not routed to MONO_LOP_x and MONO_LOM_x.
1: DAC_L1 is routed to MONO_LOP_x and MONO_LOM_x.
D6 – D0 R/W 000 0000 DAC_L1 to MONO_LOP_x and MONO_LOM_x Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 7 .
Page 0 / Register 76: LINE2RP_x and LINE2RM_x to MONO_LOP_x and MONO_LOM_x Volume Control
Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 LINE2RP_x and LINE2RM_x Output Routing Control
0: LINE2RP_x and LINE2RM_x is not routed to MONO_LOP_x and MONO_LOM_x.
1: LINE2RP_x and LINE2RM_x is routed to MONO_LOP_x and MONO_LOM_x.
D6 – D0 R/W 000 0000 LINE2RP_x and LINE2RM_x to MONO_LOP_x and MONO_LOM_x Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 7 .
Page 0 / Register 77: PGA_RP_x and PGA_RM_x to MONO_LOP_x and MONO_LOM_x Volume Control
Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_RP_x and PGA_RM_x Output Routing Control
0: PGA_RP_x and PGA_RM_x is not routed to MONO_LOP_x and MONO_LOM_x.
1: PGA_RP_x and PGA_RM_x is routed to MONO_LOP_x and MONO_LOM_x.
D6 – D0 R/W 000 0000 PGA_RP_x and PGA_RM_x to MONO_LOP_x and MONO_LOM_x Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 7 .
78 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC34