Datasheet
www.ti.com
TLV320AIC34
SLAS538A – OCTOBER 2007 – REVISED NOVEMBER 2007
Page 0 / Register 51: HPLOUT_x Output Level Control Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 – D4 R/W 0000 HPLOUT_x Output Level Control
0000: Output level control = 0 dB
0001: Output level control = 1 dB
0010: Output level control = 2 dB
...
1000: Output level control = 8 dB
1001: Output level control = 9 dB
1010 – 1111: Reserved. Do not write these sequences to these register bits.
D3 R/W 0 HPLOUT_x Mute
0: HPLOUT_x is muted.
1: HPLOUT_x is not muted.
D2 R/W 1 HPLOUT_x Power Down Drive Control
0: HPLOUT_x is weakly driven to a common mode when powered down.
1: HPLOUT_x is high-impedance when powered down.
D1 R 1 HPLOUT_x Volume Control Status
0: All programmed gains to HPLOUT_x have been applied.
1: Not all programmed gains to HPLOUT_x have been applied yet.
D0 R/W 0 HPLOUT_x Power Control
0: HPLOUT_x is not fully powered up.
1: HPLOUT_x is fully powered up.
Page 0 / Register 52: LINE2LP_x and LINE2LM_x to HPLCOM_x Volume Control Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 LINE2LP_x and LINE2LM_x Output Routing Control
0: LINE2LP_x and LINE2LM_x is not routed to HPLCOM_x.
1: LINE2LP_x and LINE2LM_x is routed to HPLCOM_x.
D6 – D0 R/W 000 0000 LINE2LP_x and LINE2LM_x to HPLCOM_x Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 7 .
Page 0 / Register 53: PGA_LP_x and PGA_LM_x to HPLCOM_x Volume Control Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_LP_x and PGA_LM_x Output Routing Control
0: PGA_LP_x and PGA_LM_x is not routed to HPLCOM_x.
1: PGA_LP_x and PGA_LM_x is routed to HPLCOM_x.
D6 – D0 R/W 000 0000 PGA_LP_x and PGA_LM_x to HPLCOM_x Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 7 .
Page 0 / Register 54: DAC_L1 to HPLCOM_x Volume Control Register
READ/ RESET
BIT DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_L1 Output Routing Control
0: DAC_L1 is not routed to HPLCOM_x.
1: DAC_L1 is routed to HPLCOM_x.
D6 – D0 R/W 000 0000 DAC_L1 to HPLCOM_x Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 7 .
Copyright © 2007, Texas Instruments Incorporated Submit Documentation Feedback 73
Product Folder Link(s): TLV320AIC34