Datasheet

TLV320AIC32
SLAS479C AUGUST 2005 REVISED DECEMBER 2008 .............................................................................................................................................
www.ti.com
Page 1 / Register 47: Right Channel De-emphasis Filter N0 Coefficient MSB Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0x39 Right Channel De-emphasis Filter N0 Coefficient MSB
The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a
2 s complement integer, with possible values ranging from 32768 to +32767.
Page 1 / Register 48: Right Channel De-emphasis Filter N0 Coefficient LSB Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0x55 Right Channel De-emphasis Filter N0 Coefficient LSB
The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a
2 s complement integer, with possible values ranging from 32768 to +32767.
Page 1 / Register 49: Right Channel De-emphasis Filter N1 Coefficient MSB Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0xF3 Right Channel De-emphasis Filter N1 Coefficient MSB
The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a
2 s complement integer, with possible values ranging from 32768 to +32767.
Page 1 / Register 50: Right Channel De-emphasis Filter N1 Coefficient LSB Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0x2D Right Channel De-emphasis Filter N1 Coefficient LSB
The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a
2 s complement integer, with possible values ranging from 32768 to +32767.
Page 1 / Register 51: Right Channel De-emphasis Filter D1 Coefficient MSB Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0x53 Right Channel De-emphasis Filter A0 Coefficient MSB The 16-bit integer contained in the MSB
and LSB registers for this coefficient are interpreted as a 2 s complement integer, with possible
values ranging from 32768 to +32767.
Page 1 / Register 52: Right Channel De-emphasis Filter D1 Coefficient LSB Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0x7E Right Channel De-emphasis Filter A0 Coefficient LSB The 16-bit integer contained in the MSB and
LSB registers for this coefficient are interpreted as a 2 s complement integer, with possible values
ranging from 32768 to +32767.
Page 1 / Register 53: 3-D Attenuation Coefficient MSB Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0x7F 3-D Attenuation Coefficient MSB
The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a
2 s complement integer, with possible values ranging from 32768 to +32767.
Page 1 / Register 54: 3-D Attenuation Coefficient LSB Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D0 R/W 0xFF 3-D Attenuation Coefficient LSB
The 16-bit integer contained in the MSB and LSB registers for this coefficient are interpreted as a
2 s complement integer, with possible values ranging from 32768 to +32767.
72 Submit Documentation Feedback Copyright © 2005 2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC32