Datasheet
Table Of Contents
- FEATURES
- DESCRIPTION
- DEVICE INFORMATION
- ABSOLUTE MAXIMUM RATINGS
- DISSIPATION RATINGS
- RECOMMENDED OPERATING CONDITIONS
- ELECTRICAL CHARACTERISTICS
- TYPICAL CHARACTERISTICS
- OVERVIEW
- HARDWARE RESET
- DIGITAL CONTROL SERIAL INTERFACE
- I2C CONTROL INTERFACE
- DIGITAL AUDIO DATA SERIAL INTERFACE
- RIGHT JUSTIFIED MODE
- LEFT JUSTIFIED MODE
- I2S MODE
- DSP MODE
- TDM DATA TRANSFER
- AUDIO DATA CONVERTERS
- AUDIO CLOCK GENERATION
- STEREO AUDIO ADC
- AUTOMATIC GAIN CONTROL (AGC)
- STEREO AUDIO DAC
- DIGITAL AUDIO PROCESSING
- DIGITAL INTERPOLATION FILTER
- DELTA-SIGMA AUDIO DAC
- AUDIO DAC DIGITAL VOLUME CONTROL
- ANALOG OUTPUT COMMON-MODE ADJUSTMENT
- AUDIO DAC POWER CONTROL
- AUDIO ANALOG INPUTS
- ANALOG INPUT BYPASS PATH FUNCTIONALITY
- ADC PGA SIGNAL BYPASS PATH FUNCTIONALITY
- INPUT IMPEDANCE AND VCM CONTROL
- PASSIVE ANALOG BYPASS DURING POWER DOWN
- MICBIAS GENERATION
- ANALOG FULLY DIFFERENTIAL LINE OUTPUT DRIVERS
- ANALOG HIGH POWER OUTPUT DRIVERS
- SHORT CIRCUIT OUTPUT PROTECTION
- CONTROL REGISTERS
- Output Stage Volume Controls

ELECTRICAL CHARACTERISTICS
TLV320AIC32
www.ti.com
............................................................................................................................................. SLAS479C – AUGUST 2005 – REVISED DECEMBER 2008
At 25 ° C, AVDD, DRVDD, IOVDD = 3.3 V, DVDD = 1.8 V, Fs = 48-kHz, 16-bit audio data (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
AUDIO ADC
Input signal level (0-dB) Single-ended input 0.707 V
RMS
Signal-to-noise ratio, Fs = 48 kHz, 0 dB PGA gain, MIC1/LINE1 inputs
80 92 dB
A-weighted
(1) (2)
selected and AC-shorted to ground
Dynamic range, Fs = 48 kHz, 1-kHz – 60 dB full-scale input applied at
92 dB
A-weighted
(1) (2)
MIC1/LINE1 inputs, 0-dB PGA gain
– 90 – 75 dB
Fs = 48 kHz, 1-kHz – 2dB full-scale input applied at
THD Total harmonic distortion
MIC1/LINE1 inputs, 0-dB PGA gain
0.003% 0.017%
Power supply rejection ratio 234 Hz, 100 mVpp on AVDD, DRVDD 46 dB
1 kHz, – 2 dB MIC3L to MIC3R – 80
ADC channel separation 1 kHz, – 2 dB MIC2L to MIC2R – 99 dB
1 kHz, – 2 dB MIC1L to MIC1R – -73
ADC gain error 1 kHz input, 0 dB PGA gain 0.7 dB
ADC programmable gain amplifier
1-kHz input tone, R
SOURCE
< 50 Ω 59.5 dB
maximum gain
ADC programmable gain amplifier
0.5 dB
step size
MIC1/LINE1 inputs, routed to single ADC
20
Input mix attenuation = 0 dB
MIC2/LINE2 inputs, input mix attenuation = 0 dB 20
MIC3/LINE3 inputs, input mix attenuation = 0 dB 20
MIC1/LINE1 inputs,
Input resistance k Ω
80
input mix attenuation = – 12 dB
MIC2/LINE2 inputs,
80
input mix attenuation = – 12 dB
MIC3/LINE3 inputs,
80
input mix attenuation = – 12 dB
Input capacitance MIC1/LINE1 inputs 10 pF
Input level control minimum
0 dB
attenuation setting
Input level control maximum
12 dB
attenuation setting
Input level control attenuation step
1.5 dB
size
ADC DIGITAL DECIMATION FILTER, Fs = 48 kHz
Filter gain from 0 to 0.39 Fs ± 0.1 dB
Filter gain at 0.4125 Fs – 0.25 dB
Filter gain at 0.45 Fs – 3 dB
Filter gain at 0.5 Fs – 17.5 dB
Filter gain from 0.55 Fs to 64 Fs – 75 dB
Filter group delay 17/Fs Sec
MICROPHONE BIAS
2.0
Bias voltage Programmable settings, load = 750 Ω 2.25 2.5 2.75 V
AVDD-0.2
Current sourcing 2.5 V setting 4 mA
(1) Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a
20-Hz to 20-kHz bandwidth using an audio analyzer.
(2) All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may
result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter
removes out-of-band noise, which, although not audible, may affect dynamic specification values.
Copyright © 2005 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): TLV320AIC32